

**NOIDA INSTITUTE OF ENGINEERING AND TECHNOLOGY , GREATER NOIDA****(An Autonomous Institute Affiliated to AKTU, Lucknow)****MASTER OF TECHNOLOGY (M. Tech)****(SEM: First Theory Examination (2020-2021))****SUBJECT NAME: ADVANCED DIGITAL DESIGN USING VERILOG****Time: 3 Hours****Max. Marks:70****General Instructions:**

- All questions are compulsory. Answers should be brief and to the point.
- This Question paper consists of 02 pages & 08 questions.
- It comprises of three Sections, A, B, and C. You are to attempt all the sections.
- **Section A** - Question No- 1 is objective type questions carrying 1 mark each, Question No- 2 is very short answer type carrying 2 mark each. You are expected to answer them as directed.
- **Section B** - Question No-3 is Long answer type -I questions with external choice carrying 4marks each. You need to attempt any five out of seven questions given.
- **Section C** - Question No. 4-8 are Long answer type -II (within unit choice) questions carrying 7marks each. You need to attempt any one part a or b.
- Students are instructed to cross the blank sheets before handing over the answer sheet to the invigilator.
- No sheet should be left blank. Any written material after a blank sheet will not be evaluated/checked.

**SECTION – A**

- 1. Answer all the parts-**
- |   |                |             |
|---|----------------|-------------|
| <b>a. Who developed the Verilog?</b>  | <b>[5x1=5]</b> | <b>CO</b>   |
| a) Moorby   | (1)            | <b>CO 1</b> |
| b) Thomas   |                |             |
| c) Russell and Ritchie  |                |             |
| d) Moorby and Thomson   |                |             |
| <b>b. Each unit to be modelled in a Verilog design is known as</b>  | (1)            | <b>CO 2</b> |
| a) behavioural model  |                |             |
| b) design architecture  |                |             |
| c) design entity  |                |             |
| d) all of the Above   |                |             |
| <b>c. In a digital clock application, the basic frequency must be divided down as</b>                               | (1)            | <b>CO 3</b> |
| a) 1 Hz   |                |             |
| b) 60 Hz  |                |             |
| c) 100 Hz   |                |             |
| d) 1000 Hz  |                |             |
| <b>d. Data path: perform data-processing operations between _____</b>   | (1)            | <b>CO 4</b> |
| a) registers  |                |             |
| b) capacitor  |                |             |
| c) clocks   |                |             |
| d) switch   |                |             |
| <b>e. A K-Stage Pipeline is an acyclic circuit having exactly K _____ on every path from an input to an output.</b> | (1)            | <b>CO 5</b> |
| a) registers  |                |             |
| b) capacitor  |                |             |
| c) clocks   |                |             |
| d) switch   |                |             |

2. Answer all the parts- [5×2=10] CO
- Which delay is called as simulation delay model ? (2) CO 1
  - Which type of delays are used in behavioural model code ? (2) CO2
  - Which technology is avoided by combinational logic ? (2) CO 3
  - What is Switch Level Modeling? (2) CO 4
  - What is the THROUGHPUT of a K-pipeline? (2) CO 5

### SECTION – B

3. Answer any five of the following- [5×4=20] CO
- Which are the different types of Design Methodologies? Explain them with examples. (4) CO 1
  - What are the different types modelling styles used in Verilog language and explain any one modelling with example. (4) CO 2
  - Explain styles for synthesis of combinational logic. (4) CO 3
  - Explain switch level modelling. (4) CO 4
  - Explain Pipelining Methodology. (4) CO 5
  - Explain different types of data path operators ? (4) CO 4
  - Write a Verilog program for full adder circuit? (4) CO 2

### SECTION – C

4. Answer any one of the following- [5×7=35] CO
- Explain Data types in Verilog with examples. (7) CO 1
  - Explain different types of operators used in Verilog language (7) CO 1
5. Answer any one of the following-
- Draw the logical diagram of 4X1 Multiplexer. Write a Verilog program for 4X1 Multiplexer. (7) CO 2
  - Explain blocking & non-blocking assignments with example. (7) CO 2
6. Answer any one of the following-
- Explain the concept of synthesis? Explain step by step process of synthesis. (7) CO 3
  - Write a short note on any one of the following- (7) CO 3
    - Partitioning for synthesis.
    - Optimization of Arithmetic Expression
7. Answer any one of the following-
- Explain the block diagram of Mealy and Moore state machine. (7) CO 4
  - Explain modelling register banks in details. (7) CO 4
8. Answer any one of the following-
- Explain Pipeline Control Issues and Hardware (7) CO 5
  - Explain the concept of Basic pipelining (7) CO 5