#### NOIDA INSTITUTE OF ENGINEERING AND TECHNOLOGY, GREATER NOIDA (An Autonomous Institute)



Affiliated to

# DR. A.P.J. ABDUL KALAM TECHNICAL UNIVERSITY UTTAR PRADESH, LUCKNOW



**Evaluation Scheme & Syllabus** 

For

# Master of Technology in VLSI Design - First Year

(Effective from the Session: 2021-22)

## NOIDA INSTITUTE OF ENGINEERING & TECHNOLOGY, GREATER NOIDA (An Autonomous Institute)

# M. TECH (VLSI DESIGN)

# Evaluation Scheme

# **SEMESTER I**

| SI. | Subject   | Subject                                         | Pe | eriod | ls | E  | valuat | ion Schemes | 5  | Er<br>Seme |    | Total | Credit |
|-----|-----------|-------------------------------------------------|----|-------|----|----|--------|-------------|----|------------|----|-------|--------|
| No. | Codes     | J                                               | L  | Т     | Р  | СТ | ТА     | TOTAL       | PS | TE         | PE |       |        |
| 1   | AMTVL0101 | CMOS Digital VLSI<br>Design                     | 3  | 0     | 0  | 20 | 10     | 30          |    | 70         |    | 100   | 3      |
| 2   | AMTVL0102 | Advanced Digital<br>Design using<br>Verilog     | 3  | 0     | 0  | 20 | 10     | 30          |    | 70         |    | 100   | 3      |
| 3   | AMTCC0101 | Research Process<br>and Methodology             | 3  | 0     | 0  | 20 | 10     | 30          |    | 70         |    | 100   | 3      |
| 5   |           | Elective -I*                                    | 3  | 0     | 0  | 20 | 10     | 30          |    | 70         |    | 100   | 3      |
| 6   |           | Elective -II*                                   | 3  | 0     | 0  | 20 | 10     | 30          |    | 70         |    | 100   | 3      |
| 7   | AMTVL0151 | CMOS Digital VLSI<br>Design Lab                 | 0  | 0     | 4  |    |        |             | 20 |            | 30 | 50    | 2      |
| 8   | AMTVL0152 | Advanced Digital<br>Design Lab using<br>Verilog | 0  | 0     | 4  |    |        |             | 20 |            | 30 | 50    | 2      |
|     |           | TOTAL                                           |    |       | 41 |    |        | 1. 4        |    |            |    | 600   | 19     |

# (\*) Refer the Electives list

#### **Elective I\*:**

- 1. AMTVL0111 Microelectronics
- 2. AMTVL0112 MOS Device Modeling
- 3. AMTVL0113 Analog IC Design

#### Elective II\*:

- 1. AMTVL0114 Microchip Fabrication Technology
- 2. AMTVL0115 Clean Room Technology and Maintenance
- 3. AMTVL0116 ULSI Technology

#### Abbreviation Used:-

L: Lecture, T: Tutorial, P: Practical, CT: Class Test, TA: Teacher Assessment, PS: Practical Sessional, TE: Theory End Semester Exam., PE: Practical End Semester Exam.

#### <u>NOIDA INSTITUTE OF ENGINEERING & TECHNOLOGY, GREATER NOIDA</u> (An Autonomous Institute)

# M. TECH (VLSI DESIGN)

#### Evaluation Scheme SEMESTER II

| SI. | Subject Subject |                                           | ł | Periods |   | Evaluation Schemes |    |       | End<br>Semester |    | Total | Credit |    |
|-----|-----------------|-------------------------------------------|---|---------|---|--------------------|----|-------|-----------------|----|-------|--------|----|
| No  | Codes           | , v                                       | L | Т       | Р | СТ                 | ТА | TOTAL | PS              | ТЕ | PE    |        |    |
| 1   | AMTVL0201       | Digital Design Using<br>FPGA and CPLD     | 3 | 0       | 0 | 20                 | 10 | 30    |                 | 70 |       | 100    | 3  |
| 2   | AMTVL0202       | Low Power VLSI<br>Design                  | 3 | 0       | 0 | 20                 | 10 | 30    |                 | 70 |       | 100    | 3  |
| 3   |                 | Elective –III*                            | 3 | 0       | 0 | 20                 | 10 | 30    |                 | 70 |       | 100    | 3  |
| 4   |                 | Elective- IV*                             | 3 | 0       | 0 | 20                 | 10 | 30    |                 | 70 |       | 100    | 3  |
| 5   |                 | Elective- V*                              | 3 | 0       | 0 | 20                 | 10 | 30    |                 | 70 |       | 100    | 3  |
| 6   | AMTVL0251       | Digital Design Using<br>FPGA and CPLD Lab | 0 | 0       | 4 |                    |    |       | 20              |    | 30    | 50     | 2  |
| 7   | AMTVL0252       | Low Power VLSI<br>Design Lab              | 0 | 0       | 4 |                    |    |       | 20              |    | 30    | 50     | 2  |
| 8   | AMTVL0253       | Seminar-I                                 | 0 | 0       | 2 |                    |    |       | 50              |    |       | 50     | 1  |
|     |                 | TOTAL                                     |   |         |   |                    |    |       |                 |    |       | 650    | 20 |

# (\*) Refer the Electives list

#### Elective III\*:

- 1. AMTVL0211 VLSI Testing and Testability
- 2. AMTVL0212 VLSI DSP Architectures
- 3. AMTVL0213 Full Custom Design

#### **Elective IV\*:**

- 1. AMTVL0214 MEMS Sensor Design
- 2. AMTVL0215 Nanoscale Devices: Modeling & Simulation
- 3. AMTVL0216 Physical Design & Automation

#### Elective V\*:

- 1. AMTVL0217 Embedded Microcontrollers
- 2. AMTVL0218 Real Time Operating System
- 3. AMTVL0219 SOC Design using ARM

#### Abbreviation Used:-

L: Lecture, T: Tutorial, P: Practical, CT: Class Test, TA: Teacher Assessment, PS: Practical Sessional, TE: Theory End Semester Exam., PE: Practical End Semester Exam.

|                                                       | M. TECH FIRST YEAR                                                                                                                                                                                                                                                                                                                                                                                                               |             |              |  |  |  |
|-------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--------------|--|--|--|
| <b>Course Code</b>                                    | AMTVL0101                                                                                                                                                                                                                                                                                                                                                                                                                        | LTP         | Credit       |  |  |  |
| <b>Course Title</b>                                   | CMOS Digital VLSI Design                                                                                                                                                                                                                                                                                                                                                                                                         | 300         | 03           |  |  |  |
| <b>Course Object</b>                                  | tive:                                                                                                                                                                                                                                                                                                                                                                                                                            |             |              |  |  |  |
| 1                                                     | To explain basics of MOS switch, MOS fabrication and                                                                                                                                                                                                                                                                                                                                                                             |             |              |  |  |  |
|                                                       | their characteristics.                                                                                                                                                                                                                                                                                                                                                                                                           |             |              |  |  |  |
| 2                                                     | To explain basic concept of CMOS inverter operation, its                                                                                                                                                                                                                                                                                                                                                                         |             |              |  |  |  |
|                                                       | characteristics and switching power dissipation.                                                                                                                                                                                                                                                                                                                                                                                 |             |              |  |  |  |
| 3                                                     | To design static CMOS combinational and sequential                                                                                                                                                                                                                                                                                                                                                                               |             |              |  |  |  |
|                                                       | logic at the transistor level, including mask layout.                                                                                                                                                                                                                                                                                                                                                                            |             |              |  |  |  |
| 4 5                                                   | To explain the concept of dynamic logic circuits.<br>To design functional units including ROMs, SRAMs, and                                                                                                                                                                                                                                                                                                                       |             |              |  |  |  |
| 5                                                     | DRAM.                                                                                                                                                                                                                                                                                                                                                                                                                            |             |              |  |  |  |
| Pre-requisites                                        | Basics of CMOS.                                                                                                                                                                                                                                                                                                                                                                                                                  |             |              |  |  |  |
|                                                       | Course Contents / Syllabus                                                                                                                                                                                                                                                                                                                                                                                                       |             |              |  |  |  |
| UNIT-I                                                | MOS TRANSISTOR BASIC                                                                                                                                                                                                                                                                                                                                                                                                             | 101         | nours        |  |  |  |
|                                                       | Basic, MOS switch, VLSI Design flow & Y-Chart, Basic                                                                                                                                                                                                                                                                                                                                                                             |             |              |  |  |  |
| equation and sec                                      | cond order effect, Fabrication Process Flow: Basic Steps,<br>Design Rules, MOS inverters: DC transfer characteristics                                                                                                                                                                                                                                                                                                            | The CM      | OS n-Well    |  |  |  |
| capacitances.                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                  | , incentap, | 1100121      |  |  |  |
| UNIT-II                                               | CMOS INVERTER                                                                                                                                                                                                                                                                                                                                                                                                                    |             | 9hours       |  |  |  |
| VIH, Vth, Desig<br>Switching charac                   | Circuit operation, DC transfer characteristics, noise margin:<br>n of CMOS inverter, Supply voltage scaling, power and<br>teristic: Delay time definition, calculation of delay times,<br>Switching Power dissipation of CMOS inverter.<br>COMBINATIONAL & SEQUENTIAL MOS LOGIC                                                                                                                                                  | area cons   | siderations. |  |  |  |
|                                                       | CIRCUITS                                                                                                                                                                                                                                                                                                                                                                                                                         |             | onours       |  |  |  |
| circuits design –<br>OIA gates, CMO<br>Sequential MOS | Combinational MOS Logic Circuits: MOS logic circuits with NMOS loads, Complex Logic circuits design – Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates, Sequential MOS Logic Circuits: Behavior of bi-stable elements, D latch, SR Latch, Clocked latch and flip flop circuits, CMOS, and edge triggered flip-flop. |             |              |  |  |  |
| UNIT-IV                                               | DYNAMIC LOGIC CIRCUITS                                                                                                                                                                                                                                                                                                                                                                                                           |             | 9hours       |  |  |  |
| Logic Circuits: H                                     | Logic Circuits: Basic principle of pass transistor circuits, Voltage Bootstrapping, Synchronous dynamic circuit techniques, Dynamic CMOS transmission gate logic, High performance Dynamic                                                                                                                                                                                                                                       |             |              |  |  |  |
| UNIT-V                                                | SEMICONDUCTOR MEMORIES                                                                                                                                                                                                                                                                                                                                                                                                           |             | 8 hours      |  |  |  |
| currents in DRAI                                      | Iemories: Types, RAM array organization, DRAM – Types,<br>M cell and refresh operation, SRAM operation Leakage curr<br>IOR flash and NAND flash                                                                                                                                                                                                                                                                                  |             |              |  |  |  |
| ~ ~                                                   | <b>me:</b> After successful completion of this course students will l                                                                                                                                                                                                                                                                                                                                                            | be able to  |              |  |  |  |
| CO 1                                                  | To identify the fabrication process of CMOS transistor.                                                                                                                                                                                                                                                                                                                                                                          |             |              |  |  |  |

| CO 2 | To identify basic concept of CMOS inverter operation, its |  |
|------|-----------------------------------------------------------|--|
|      | characteristics and switching power dissipation.          |  |
| CO 3 | Design combinational & Sequential MOS logic circuits      |  |
|      | like latches and flip flops.                              |  |
| CO 4 | Explain and design synchronous dynamic pass transistor    |  |
|      | circuits                                                  |  |
| CO 5 | Analyse SRAM cell and memory arrays.                      |  |
|      |                                                           |  |

#### **Text Books**

1. Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits - Analysis & Design, , MGH, Third Ed., 2003

2. Jan M Rabaey, Digital Integrated Circuits - A Design Perspective, Prentice Hall, Second Edition, 2005

3. David A. Hodges, Horace G. Jackson, and Resve A. Saleh, Analysis and Design of Digital Integrated Circuits, Third Edition, McGraw-Hill, 2004

#### **Reference Books**

1. R. J. Baker, H. W. Li, and D. E. Boyce, CMOS circuit design, layout, and simulation, Wiley-IEEE Press, 2007

2. Christopher Saint and Judy Saint, IC layout basics: A practical guide, McGraw-Hill Professional, 2001

|                                                                     | M. TECH FIRST YEAR                                                                                                                                                                                                                                                        |                                       |                                                                     |  |  |
|---------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|---------------------------------------------------------------------|--|--|
| <b>Course Code</b>                                                  | AMTVL0102                                                                                                                                                                                                                                                                 | LTP                                   | Credit                                                              |  |  |
| <b>Course Title</b>                                                 | Advanced Digital Design using Verilog                                                                                                                                                                                                                                     | 300                                   | 03                                                                  |  |  |
| <b>Course Object</b>                                                |                                                                                                                                                                                                                                                                           |                                       | 1                                                                   |  |  |
| 1                                                                   | Study and explain the basic concepts Verilog HDI                                                                                                                                                                                                                          | L.                                    |                                                                     |  |  |
| 2                                                                   | Implement digital circuits using distinct design sty                                                                                                                                                                                                                      |                                       |                                                                     |  |  |
| 3                                                                   | Design and synthesis digital circuits using HDLs.                                                                                                                                                                                                                         | ·                                     |                                                                     |  |  |
| 4 Study the concepts of data path design and switch level modeling. |                                                                                                                                                                                                                                                                           |                                       |                                                                     |  |  |
| 5                                                                   | Explain about pipelining and processor design.                                                                                                                                                                                                                            |                                       |                                                                     |  |  |
| Pre-requisites:                                                     | Digital System Design                                                                                                                                                                                                                                                     |                                       | •                                                                   |  |  |
|                                                                     | Course Contents / Syllabus                                                                                                                                                                                                                                                |                                       |                                                                     |  |  |
| UNIT-I                                                              | INTRODUCTION TO HARDWARE DESC                                                                                                                                                                                                                                             | RIPTION                               | 8 hours                                                             |  |  |
|                                                                     | LANGUAGE (HDL)                                                                                                                                                                                                                                                            |                                       | 0 11001 5                                                           |  |  |
| Digital System D<br>(HDL), Verilog D<br>operators, Data ty          | rdware description language (HDL), Verilog langua<br>esign Process, Hardware modeling, Introduction to<br>language features, elements of Verilog, Top-Dow<br>pes in Verilog; net type, reg type, wire type, Veril<br>delays and simulation, inertial delay effects and pu | o hardware<br>vn, Bottom<br>og Models | description language<br>-up Design, Verilog<br>of propagation delay |  |  |
| UNIT-II                                                             | DISTINCT DESIGN STYLES                                                                                                                                                                                                                                                    | 150 10 10 10                          | 8 hours                                                             |  |  |
| flow level, proce                                                   | on styles, behavioral and structural design style, Ve<br>dural assignment, blocking / non-blocking assign<br>a, writing Verilog test benches.                                                                                                                             |                                       |                                                                     |  |  |
| UNIT-III                                                            | SYNTHESIS OF COMBINATIONAL &<br>SEQUENTIAL LOGIC                                                                                                                                                                                                                          |                                       | 8 hours                                                             |  |  |
|                                                                     | esis - technology-independent design, styles for<br>synthesis of finite state machines, synthesis of gatures.                                                                                                                                                             |                                       |                                                                     |  |  |
| UNIT-IV                                                             | DATA PATH AND CONTROLLER DESIGN                                                                                                                                                                                                                                           |                                       | 8 hours                                                             |  |  |
|                                                                     | tate machines, Data-path and Controller Design, S g register banks, Switch level modeling.                                                                                                                                                                                | ynthesizab                            | e Verilog, Modeling                                                 |  |  |
| UNIT-V                                                              | PIPELINING AND PROCESSOR DESIGN                                                                                                                                                                                                                                           |                                       | 8 hours                                                             |  |  |
| Basic pipelining modeling of the p                                  | concepts, Pipeline modeling, Pipeline implemen rocessor.                                                                                                                                                                                                                  | itation of a                          | a processor, Verilog                                                |  |  |
| Course Outcon<br>to                                                 | me: After successful completion of this co                                                                                                                                                                                                                                | ourse stu                             | dents will be able                                                  |  |  |
| CO 1                                                                | Outline the basic concepts Verilog HDL.                                                                                                                                                                                                                                   |                                       |                                                                     |  |  |
| CO 2                                                                | Design of digital circuits using distinct design styl                                                                                                                                                                                                                     | les.                                  |                                                                     |  |  |
| CO 3                                                                | Model HDL based Synthesis of digital circuits.                                                                                                                                                                                                                            |                                       |                                                                     |  |  |
| CO 4                                                                | Analyze the concepts of data path design and swit modeling.                                                                                                                                                                                                               | ch level                              |                                                                     |  |  |

| CO 5                 | Implement pipelining and processor design using Verilog                           |
|----------------------|-----------------------------------------------------------------------------------|
|                      | modeling.                                                                         |
| Text books           |                                                                                   |
| 1. Navabi, Z., 199   | 9. Verilog digital system design. McGraw-Hill.                                    |
| 2. Palnitkar, S., 20 | 003. Verilog HDL: a guide to digital design and synthesis (Vol. 1). Prentice Hall |
| Professional.        |                                                                                   |
| 3. Arnold, M.G., 1   | 1998. Verilog digital computer design: Algorithms into hardware. Prentice-Hall,   |
| Inc.                 |                                                                                   |
| <b>Reference Boo</b> | ks                                                                                |
| 1. Lin, M.B., 2008   | 3. Digital system designs and practices: using Verilog HDL and FPGAs. Wiley       |
| Publishing.          |                                                                                   |
| 2. Unsalan, C. and   | 1 Tar, B., 2017. Digital system design with FPGA: implementation using Verilog    |
| and VHDL. McGr       | raw-H                                                                             |

| Link:  |                                                                                                  |
|--------|--------------------------------------------------------------------------------------------------|
| Unit 1 | https://www.youtube.com/watch?v=wiNDn19GpRU&list=PLUtfVcb-iqn-<br>EkuBs3arreilxa2UKIChl&index=3  |
| Unit 2 | https://www.youtube.com/watch?v=xWimKdisUXE&list=PLUtfVcb-iqn-<br>EkuBs3arreilxa2UKIChl&index=12 |
| Unit 3 | https://www.youtube.com/watch?v=lpS3S2gVoB4&list=PLUtfVcb-iqn-<br>EkuBs3arreilxa2UKIChl&index=23 |
| Unit 4 | https://www.youtube.com/watch?v=cIDoJtYdDVA&t=66s                                                |
| Unit 5 | https://www.youtube.com/watch?v=w1u338oIeTQ                                                      |

| <b>Course Code</b>                                                                                                                                                                                                                         | AMTCC0101                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | LTP Credit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Course Title                                                                                                                                                                                                                               | Research Process & Methodology                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 3 0 0 03                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Course Obje                                                                                                                                                                                                                                | ctive:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                                                                                                                                                                                                                            | o explain the concept / fundamentals of research                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | and their types                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                                                                                                                                                                                                                            | o study the methods of research design and steps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                                                                                                                                                                                                                            | o explain the methods of data collection and chniques                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | procedure of sampling                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 4 T                                                                                                                                                                                                                                        | o analyze the data, apply the statistical technic<br>oncept of hypothesis testing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | ues and understand the                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|                                                                                                                                                                                                                                            | o study the types of research report and technica                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | l writing.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|                                                                                                                                                                                                                                            | <b>S:</b> Basics of Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| <b>1</b>                                                                                                                                                                                                                                   | Course Contents / Syllab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | ous                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| UNIT-I                                                                                                                                                                                                                                     | INTRODUCTION TO RESEARCH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 8 hours                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| Analytical, Ap                                                                                                                                                                                                                             | ctive and motivation of research, types and applied vs. Fundamental, Quantitative vs. Qua                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | litative, Conceptual vs. Empirica                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|                                                                                                                                                                                                                                            | ds versus Methodology, significance of research                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | , criteria of good research.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                                                                                                                                                                                                                                            | DESEADOU FODMULATION AND DES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| objective of Lit                                                                                                                                                                                                                           | <b>RESEARCH FORMULATION AND DES</b><br>as and steps involved, Definition and necessity<br>erature review, Locating relevant literature, Rel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | SIGN8 hoursof research problem. Importance ar<br>ability of a source, Writing a surver                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| Research proce<br>objective of Lit<br>and identifying<br>design.                                                                                                                                                                           | as and steps involved, Definition and necessity<br>erature review, Locating relevant literature, Rel<br>the research problem, Literature Survey, Res                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | SIGN8 hoursof research problem. Importance ar<br>ability of a source, Writing a surve<br>earch Design , Methods of research                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Research proce<br>objective of Lit<br>and identifying<br>design.<br>UNIT-III                                                                                                                                                               | as and steps involved, Definition and necessity<br>erature review, Locating relevant literature, Rel<br>the research problem, Literature Survey, Rese<br>DATA COLLECTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | SIGN       8 hours         of research problem. Importance ar         ability of a source, Writing a surve         earch Design , Methods of research         8 hours                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Research proce<br>objective of Lit<br>and identifying<br>design.<br><b>UNIT-III</b><br>Classification of<br>primary and see                                                                                                                | as and steps involved, Definition and necessity<br>erature review, Locating relevant literature, Rel<br>the research problem, Literature Survey, Res                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | SIGN8 hoursof research problem. Importance arability of a source, Writing a surveearch Design , Methods of research8 hourss of Data Collection, Collectionof Data Techniques, steps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Research proce<br>objective of Lit<br>and identifying<br>design.<br><b>UNIT-III</b><br>Classification of<br>primary and see                                                                                                                | as and steps involved, Definition and necessity<br>erature review, Locating relevant literature, Rel<br>the research problem, Literature Survey, Rese<br>DATA COLLECTION<br>f Data, accepts of method validation, Method<br>ondary data, sampling, need of sampling, samp                                                                                                                                                                                                                                                                                                                                                                         | SIGN8 hoursof research problem. Importance arability of a source, Writing a surveearch Design , Methods of research8 hourss of Data Collection, Collectionof Data Techniques, steps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Research proce<br>objective of Lit<br>and identifying<br>design.<br>UNIT-III<br>Classification of<br>primary and see<br>sampling design<br>UNIT-IV<br>Processing Ope<br>appropriate stat<br>statistical infer<br>Visualization –           | as and steps involved, Definition and necessity         as and steps involved, Definition and necessity         erature review, Locating relevant literature, Rel         the research problem, Literature Survey, Res         DATA COLLECTION         f Data, accepts of method validation, Method         ondary data, sampling, need of sampling, samp         , different types of sample designs, ethical consi         DATA ANALYSIS         rations, Data analysis, Types of analysis, Statistical technique, Hypothesis Testing, Data prence, Chi-Square Test, Analysis of variand         Monitoring Research Experiments ,hands-on with | SIGN       8 hours         of research problem. Importance ar         ability of a source, Writing a surve         earch Design , Methods of research         8 hours         Is of Data Collection, Collection         oling theory and Techniques, steps         derations in research.         8 hours         tistical techniques and choosing a         rocessing software (e.g. SPSS etc.         ce(ANOVA) and covariance, Data                                                                                                                                                                                                                                                                          |
| Research proce<br>objective of Lit<br>and identifying<br>design.<br>UNIT-III<br>Classification of<br>primary and see<br>sampling design<br>UNIT-IV<br>Processing Ope<br>appropriate star<br>statistical infer<br>Visualization –<br>UNIT-V | and steps involved, Definition and necessity         as and steps involved, Definition and necessity         erature review, Locating relevant literature, Rel         the research problem, Literature Survey, Res         DATA COLLECTION         f Data, accepts of method validation, Method         ondary data, sampling, need of sampling, samp         , different types of sample designs, ethical consi         DATA ANALYSIS         rations, Data analysis, Types of analysis, Sta         istical technique, Hypothesis Testing, Data prence, Chi-Square Test, Analysis of variance                                                  | SIGN       8 hours         of research problem. Importance are ability of a source, Writing a surver earch Design , Methods of research       8 hours         ability of a source, Writing a surver earch Design , Methods of research       8 hours         ability of Data Collection, Collection of the search       8 hours         ability theory and Techniques, steps derations in research.       8 hours         ability theory and Techniques, steps derations in research.       8 hours         ability theory and Collection of the search.       8 hours         black techniques and choosing a soccessing software (e.g. SPSS etc. se(ANOVA) and covariance, Data h LaTeX.       NG OF RESEARCH |

| CO 1                                                                   | Explain concept / fundamentals for different types of research                                                                     |  |  |  |  |
|------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| CO 2                                                                   | Apply relevant research Design technique                                                                                           |  |  |  |  |
| CO 3                                                                   | Use appropriate Data Collection technique                                                                                          |  |  |  |  |
| CO 4                                                                   | Evaluate statistical analysis which includes various parametric test<br>and non-parametric test and ANOVA technique                |  |  |  |  |
| CO 5                                                                   | Prepare research report and Publish ethically.                                                                                     |  |  |  |  |
| Text books                                                             |                                                                                                                                    |  |  |  |  |
|                                                                        | othari, Gaurav Garg, Research Methodology Methods and Techniques, New Age onal publishers, Third Edition.                          |  |  |  |  |
|                                                                        | <ol> <li>Ranjit Kumar, Research Methodology: A Step-by-Step Guide for Beginners, 2<sup>nd</sup> Edition,<br/>SAGE 2005.</li> </ol> |  |  |  |  |
| 3. Deepak Chawla, NeenaSondhi, Research Methodology, Vikas Publication |                                                                                                                                    |  |  |  |  |
| Reference Books                                                        |                                                                                                                                    |  |  |  |  |
| 1. Donald Co                                                           | oper & Pamela Schindler, Business Research Methods, TMGH, 9 <sup>th</sup> edition                                                  |  |  |  |  |
| 2 Creswell                                                             | John W. Research design: Qualitative, quantitative, and mixed methods approaches                                                   |  |  |  |  |

**2.** Creswell, John W. ,Research design: Qualitative, quantitative, and mixed methods approaches sage publications,2013

# NPTEL/ You tube/ Faculty Video Link:

https://www.youtube.com/playlist?list=PL6G1C6j0WUTXqXL9O0CgTXCr1hL8HR2dY https://www.youtube.com/playlist?list=PLVok63jpnHrFFQI6BqkIksVqDnYG0ZI41 https://www.youtube.com/playlist?list=PLnbm2MNkZYwOVVedGBQtID-jKgj9dD8kW https://www.youtube.com/playlist?list=PLPjSqITyvDeWBBaFUbkLDJ0egyEYuNeR1 https://www.youtube.com/playlist?list=PLdj5pVg1kHiOypKNUmO0NKOfvoIThAv4N

|             |                                                                                                    | M. TECH FIRST YEAR                                                                                 |           |           |
|-------------|----------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|-----------|-----------|
| Course C    | ode                                                                                                | AMTVL0151                                                                                          | LTP       | Credit    |
| Course T    | itle                                                                                               | CMOS Digital VLSI Design Lab                                                                       | 0 0 4     | 02        |
|             |                                                                                                    | List of Experiment                                                                                 |           |           |
| Sr. No.     | Nan                                                                                                | ne of Experiment                                                                                   |           |           |
| 1           |                                                                                                    | y of Microwind software and its features.                                                          |           |           |
| 2           | Desig                                                                                              | gn, simulate and verify the stick diagram of CMOS Inverter usi                                     | ng Microw | vind.     |
| 3           |                                                                                                    |                                                                                                    |           |           |
| 4           |                                                                                                    |                                                                                                    |           |           |
| 5           | Y=((                                                                                               | gn, simulate and verify the operation of logic functio $(B+CD)(E+F)$ )'                            |           |           |
| 6           |                                                                                                    | gn, simulate and verify the operation of CMOS half adder using                                     |           |           |
| 7           | 7 Design, simulate and verify the operation of CMOS full adder using two half adders in Microwind. |                                                                                                    |           |           |
| 8           | Desig                                                                                              | gn, simulate and verify the operation of 4:1 Multiplexer in Micr                                   | rowind.   |           |
| 9           |                                                                                                    | gn, simulate and verify the operation of logic function using I in Microwind: $Y = ((B+CD)(E+F))'$ | Dynamic a | nd Domino |
| 10          | Desig                                                                                              | gn, simulate and verify pseudo NMOS Inverter.                                                      |           |           |
| Lab Cou     | rse O                                                                                              | utcome: After completion of this course students will be a                                         | ble to    |           |
| CO 1        | Anal                                                                                               | yze the features of Microwind software.                                                            |           |           |
| CO 2        | Desig                                                                                              | gn, simulate and verify the result of universal gates, XOR, XN                                     | OR.       |           |
| CO 3        |                                                                                                    | gn, simulate and verify the operation of logic function using Mi                                   |           |           |
| CO 4        |                                                                                                    | gn, simulate and verify the operation of CMOS half/full adder u                                    |           | owind.    |
| CO 5        | Desig                                                                                              | gn, simulate and verify the operation of Multiplexer in Microwi                                    | ind.      |           |
| Link:       |                                                                                                    |                                                                                                    |           |           |
| -           |                                                                                                    | utube.com/watch?v=F-8_caipPsY                                                                      |           |           |
| https://www | v.youti                                                                                            | ube.com/watch?v=S1VOEqApQvA                                                                        |           |           |
| https://wwv | v.youti                                                                                            | ube.com/watch?v=EHUJda2ttU8                                                                        |           |           |
| https://wwv | v.youti                                                                                            | ube.com/watch?v=yHJmFuexWbM                                                                        |           |           |
| https://wwv | v.youti                                                                                            | ube.com/watch?v=7K_0I6CjBOY                                                                        |           |           |

|                     | M. TECH FIRST YEAR                                                                                                                                                                   |             |              |  |  |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--------------|--|--|
| <b>Course Code</b>  | AMTVL0152                                                                                                                                                                            | LTP         | Credit       |  |  |
| <b>Course Title</b> | Advanced Digital Design Lab using Verilog                                                                                                                                            | 0 0 4       | 02           |  |  |
| -                   | d Functional Simulation of the following digital circuit<br>elSim tools) using Verilog Hardware Description Lang                                                                     |             | inx/         |  |  |
| Sr. No.             | Name of Experiment                                                                                                                                                                   |             |              |  |  |
| 1                   | Design and simulate the Verilog HDL code to describe<br>Adder and Subtractor using three modeling styles.                                                                            | the functio | ns of a Full |  |  |
| 2                   | <ul> <li>Design and simulate the Verilog HDL code for the following combinational circuits:</li> <li>a) 4x1 Multiplexer using gate level modeling</li> </ul>                         |             |              |  |  |
|                     | <ul> <li>b) 8x1 Multiplexer using dataflow level mode</li> <li>c) 4-Bit Binary to Gray Code Converter using</li> <li>modeling</li> </ul>                                             |             |              |  |  |
| 3                   | Design and simulate the Verilog HDL code for the follo<br>circuit:<br>a) 3 to 8 Decoder<br>b) 8 to 3 Encoder                                                                         | wing com    | oinational   |  |  |
| 4                   | Design and simulate the Verilog HDL code<br>combinational circuits using structural modeling.<br>a) 16x1 Multiplexer using 4x1 Mux<br>b) 4- Bit Comparator using 1 Bit Comparato     |             | following    |  |  |
| 5                   | Design and simulate the Verilog HDL code for the b<br>bitwise logical operations of ALU.                                                                                             |             | netic and    |  |  |
| 6                   | Design and simulate the Verilog HDL code for the flip-<br>a) SR FF<br>b) JK FF<br>c) D FF                                                                                            | -flops:     |              |  |  |
| 7                   | <ul> <li>d) T FF</li> <li>Design and simulate the Verilog HDL code for the folloa)</li> <li>a) 4- Bit Up-Down Counter</li> <li>b) BCD counter (Synchronous reset and asyn</li> </ul> | -           |              |  |  |
| 8                   | Design and simulate the Verilog HDL code for the f<br>register:<br>a) SISO<br>b) SIPO<br>c) PIPO<br>d) PISO                                                                          |             |              |  |  |
| 9                   | Design and simulate the Verilog HDL code for 4- Bit un                                                                                                                               | iversal shi | ft register. |  |  |
| 10                  | Design and simulate the Verilog HDL code to detect the                                                                                                                               |             | 0            |  |  |
| Lab Course          | <b>Outcome:</b> After completion of this course students an                                                                                                                          | <u> </u>    |              |  |  |
| CO 1                | Translate the digital design into the Verilog HDL.                                                                                                                                   |             |              |  |  |
| CO 2                | Design the combinational circuits in Verilog HDL.                                                                                                                                    |             |              |  |  |
| CO 3                | Design the sequential circuits in Verilog HDL.                                                                                                                                       |             |              |  |  |

| CO 4   | Implement different digital circuits with component testing.                                     |
|--------|--------------------------------------------------------------------------------------------------|
| Link:  |                                                                                                  |
| Unit 1 | https://www.youtube.com/watch?v=wiNDn19GpRU&list=PLUtfVcb-iqn-<br>EkuBs3arreilxa2UKIChl&index=3  |
| Unit 2 | https://www.youtube.com/watch?v=xWimKdisUXE&list=PLUtfVcb-iqn-<br>EkuBs3arreilxa2UKIChl&index=12 |
| Unit 3 | https://www.youtube.com/watch?v=lpS3S2gVoB4&list=PLUtfVcb-iqn-<br>EkuBs3arreilxa2UKIChl&index=23 |
| Unit 4 | https://www.youtube.com/watch?v=cIDoJtYdDVA&t=66s                                                |
| Unit 5 | https://www.youtube.com/watch?v=w1u338oIeTQ                                                      |

|           |                  | M. TECH FIRST YEAR                                                                                  |             |             |
|-----------|------------------|-----------------------------------------------------------------------------------------------------|-------------|-------------|
| Course C  | ode              | AMTVL0111                                                                                           | LTP         | Credit      |
| Course T  | itle             | Microelectronics                                                                                    | 300         | 03          |
| Course O  | bjec             | tive:                                                                                               |             |             |
|           |                  | ovide the knowledge of different fabrication proc                                                   | esses like  | e           |
|           |                  | y, oxidation and their applications.                                                                |             |             |
|           | -                | ovide the knowledge of diffusion, ion implantation and                                              | different   |             |
|           |                  | of lithography and etching.                                                                         |             |             |
|           |                  | ovide the knowledge of Discrete devices and its fabricat                                            |             |             |
|           | -                | ovide the knowledge of Different digital logic circuits a                                           | nd analog   |             |
|           | circuit          | s.<br>by the basic knowledge of BiCMOS ICs and their pa                                             | chaging     |             |
|           |                  |                                                                                                     | ckagilig.   |             |
| rre-requi | isites           | Basics of digital electronics, CMOS designing.                                                      |             |             |
|           |                  | Course Contents / Syllabus<br>FABRICATION PROCESS                                                   | 01          |             |
| UNIT-I    | •                |                                                                                                     |             | ours        |
|           |                  | axy, Vapour phase epitaxy, Liquid phase epitaxy a                                                   | nd Molec    | ular-Bean   |
|           |                  | n on insulators.<br>Polyviliaan Film Danasitian, Tharmal avidation, Diala                           | othic and   | Dolumiliaar |
|           |                  | Polysilicon Film Deposition: Thermal oxidation, Diele-<br>etallization & it's Application, Masking. | curic and I | Polysincol  |
| UNIT-II   | 511, 1 <b>VI</b> | DIFFUSION & ION IMPLANTATION                                                                        |             | 8 hours     |
|           | ffusio           | n, Distribution and range of implanted ions, Annealin                                               | ng and ag   |             |
| dopants.  |                  | ii, Distribution and range of implanted ions, Anneam                                                | ing and ac  |             |
| -         |                  | HY & ETCHING: Optical lithography, X-ray lithograp                                                  | ohv. Ion li | thography   |
|           |                  | lithography, Wet chemical etching and Dry chemical et                                               |             |             |
| UNIT-III  |                  | DISCRETE DEVICE FABRICATION                                                                         |             | 8 hours     |
|           |                  | f p-n junction, Bipolar junction transistor, JFET,                                                  | MOSFE       |             |
|           |                  | well, N-well & Twin top Process)                                                                    |             | ,           |
| UNIT-IV   |                  | DESIGNING OF ANALOG AND DIGITAL<br>CIRCUITS                                                         |             | 8 hours     |
|           |                  | for analog and digital ICs, functional elements available                                           |             |             |
|           | -                | Circuits-Inverter, Two Input NOR Gate, Two Input N                                                  | AND Gate    | 2.          |
| Analog o  | circuit          | s– single stage CE Amplifier and Emitter Follower.                                                  |             |             |
| UNIT-V    |                  | BICMOS ICs                                                                                          |             | 8 hours     |
| Design 1  | rules            | and Scaling, BICMOS ICs: Choice of transistor type                                                  | s, pnp tra  | nsistors,   |
| Resistor  | s, cap           | pacitors, Packaging: Chip characteristics, package fu                                               | unctions,   | package     |
| operation | ns.              |                                                                                                     |             |             |
| Course O  | utco             | me: After successful completion of this course stud                                                 | ents will   | be able to  |
| CO 1      |                  | Identify different fabrication processes                                                            |             |             |
| CO 2      |                  | Implement diffusion, ion implantation and different                                                 |             |             |
|           |                  |                                                                                                     |             |             |

|                     | types of lithography and etching.                                       |
|---------------------|-------------------------------------------------------------------------|
| CO 3                | Explain Discrete devices and their fabrication.                         |
| CO 4                | Design different digital logic circuits and analogcircuits              |
| CO 5                | Categorize BiCMOS ICs and their packaging.                              |
| Text books          |                                                                         |
| 1. Peter Va         | n Zant, Microchip fabrication, McGraw Hill, 1997.                       |
| 2. S.M. Sze         | e, VLSI technology, McGraw-Hill Book company, NY, 1988.                 |
| <b>Reference Bo</b> | oks                                                                     |
| 1. S.K. Gandh       | i, 'VLSI Fabrication Principles'.                                       |
| 2. S.M. Sze, 'S     | Semiconductor Devices Physics and Technology'.                          |
| 3. Puckness D       | ouglas A, Eshraghiaw Kamran "Basic VLSI Design" – Prentice Hall (India) |
| 4. K.R. Botkar      | , 'Integrated Circuits'                                                 |

|                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | M. TECH FIRST YEAR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Course                                                                                                                                                                                                                            | Code                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | AMTVL0112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | LTP                                                                                                                                         | Credit                                                                                                                                                                                                                                                                                                        |
| Course                                                                                                                                                                                                                            | Title                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | MOS Device Modeling                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 300                                                                                                                                         | 03                                                                                                                                                                                                                                                                                                            |
| Course                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | tive:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |
| 1                                                                                                                                                                                                                                 | <u> </u>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | dy and analysis of MOS structure, its operations a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | and . MC                                                                                                                                    | OS as a                                                                                                                                                                                                                                                                                                       |
| _                                                                                                                                                                                                                                 | capacit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | • • •                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | ,                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |
| 2                                                                                                                                                                                                                                 | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | ly and analysis of MOSFET Device Characteristics.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |
| 3                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dy and analysis of Mobility models, MOS Performance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | e parame                                                                                                                                    | ters and                                                                                                                                                                                                                                                                                                      |
|                                                                                                                                                                                                                                   | its freq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | uency limitations.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | -                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |
| 4                                                                                                                                                                                                                                 | To stuc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | ly and analysis of SOI MOSFET.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |
| 5                                                                                                                                                                                                                                 | To stuc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | ly and analysis of SPICE Models for Semiconductor De                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | evices.                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |
| <b>Pre-req</b>                                                                                                                                                                                                                    | uisites                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Basic Electronics Engineering                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |
| -                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | Course Contents / Syllabus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |
| UNIT-I                                                                                                                                                                                                                            | . ]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | MOS PHYSICS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                             | 8 hours                                                                                                                                                                                                                                                                                                       |
|                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | urfaces, Ideal MOS structure, MOS device in thermal ec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | auilibrium                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |
|                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | fferences, charges in oxide, interface states, band diagr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | -                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |
|                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | ctrostatics of a MOS (charge based calculations), calcul                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |
|                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hold voltage, MOS as a capacitor (2 terminal device),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |
| on thresh                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | •                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                             | lilliar woo, eneer                                                                                                                                                                                                                                                                                            |
| on un con                                                                                                                                                                                                                         | $\mathbf{u}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |
|                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | <u> </u>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                             | 8 hours                                                                                                                                                                                                                                                                                                       |
| UNIT-I                                                                                                                                                                                                                            | I ]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | MOSFET DEVICE CHARACTERISTICS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | eshold va                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |
| <b>UNIT-I</b><br>Field-Eff                                                                                                                                                                                                        | I ]<br>ect Tran                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | MOSFET DEVICE CHARACTERISTICS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                             | oltages; output and                                                                                                                                                                                                                                                                                           |
| <b>UNIT-I</b><br>Field-Effe<br>transfer                                                                                                                                                                                           | I ]<br>ect Tran<br>character                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | MOSFET DEVICE CHARACTERISTICS<br>sistors: MOSFET- basic operation and fabrication; thr<br>ristics of MOSFET, short channel and Narrow width                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | effects,                                                                                                                                    | oltages; output and MOSFET scaling,                                                                                                                                                                                                                                                                           |
| <b>UNIT-I</b><br>Field-Effe<br>transfer c<br>Small sig                                                                                                                                                                            | I []<br>ect Tran<br>character<br>mal mod                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | MOSFET DEVICE CHARACTERISTICS<br>sistors: MOSFET- basic operation and fabrication; thr<br>ristics of MOSFET, short channel and Narrow width<br>leling for low frequency and High frequency, high-k ga                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | effects,                                                                                                                                    | oltages; output and MOSFET scaling,                                                                                                                                                                                                                                                                           |
| <b>UNIT-I</b><br>Field-Effe<br>transfer of<br>Small sig<br>junctions                                                                                                                                                              | I ect Tran<br>character<br>nal mod<br>, source                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | <b>MOSFET DEVICE CHARACTERISTICS</b><br>isistors: MOSFET- basic operation and fabrication; thr<br>ristics of MOSFET, short channel and Narrow width<br>leling for low frequency and High frequency, high-k ga<br>and drain resistance.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | effects,                                                                                                                                    | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow                                                                                                                                                                                                                                                |
| <b>UNIT-I</b><br>Field-Effe<br>transfer c<br>Small sig                                                                                                                                                                            | I dect Tran<br>character<br>nal mod<br>, source<br>II d                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | <b>MOSFET DEVICE CHARACTERISTICS</b><br>isistors: MOSFET- basic operation and fabrication; thr<br>ristics of MOSFET, short channel and Narrow width<br>leling for low frequency and High frequency, high-k ga<br>and drain resistance.<br><b>MOBILITY MODELS AND MOS</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | effects,                                                                                                                                    | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow                                                                                                                                                                                                                                                |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I                                                                                                                                                           | I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | MOSFET DEVICE CHARACTERISTICSasistors: MOSFET- basic operation and fabrication; thrristics of MOSFET, short channel and Narrow widthleling for low frequency and High frequency, high-k gaand drain resistance.MOBILITY MODELS AND MOSPERFORMANCE PARAMETERS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | effects, ate dielec                                                                                                                         | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b>                                                                                                                                                                                                                             |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field                                                                                                                                              | I     I       ect Tran       character       gnal mod       , source       II       I       I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | effects,<br>ate dielec                                                                                                                      | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current                                                                                                                                                                                                  |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characteris                                                                                                                               | I     I       ect Tran       character       gnal mod       , source       II       I       nobilit       stics, sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr         threshold swing, effect of interface states on sub threshold                                                                                                                                                                                                                                                                                                                                                                                                                                  | effects,<br>ate dielec<br>rent charac<br>d swing, d                                                                                         | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and                                                                                                                                                                          |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characteris<br>transcondu                                                                                                                 | I     I       ect Tran       character       gnal mod       , source       II       I       stics, sub       uctance, or                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | MOSFET DEVICE CHARACTERISTICS         sistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and                                                                                                                                                                                                                                                                                                                                                            | effects,<br>ate dielec<br>rent charac<br>d swing, d                                                                                         | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and                                                                                                                                                                          |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characteris<br>transcondu<br>Modeling,                                                                                                    | I cet Tran<br>character<br>gnal mod<br>, source<br>II character<br>, source<br>II character<br>, source<br>, | MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         ry, high field mobility, mobility various models, on curror         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies.                                                                                                                                                                                                                                                                                               | effects,<br>ate dielec<br>rent charac<br>d swing, d                                                                                         | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal                                                                                                                                                |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characteris<br>transcondu<br>Modeling,<br>UNIT-I                                                                                          | I character<br>character<br>mal mod<br>, source<br>II di mobilit<br>stics, sub<br>uctance, o<br>, small si<br>V j                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | <b>MOSFET DEVICE CHARACTERISTICS</b> Isistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance. <b>MOBILITY MODELS AND MOS PERFORMANCE PARAMETERS</b> y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies. <b>THE SOI MOSFET</b>                                                                                                                                                                                                                                                                                              | ate dielec<br>rent charac<br>d swing, d<br>d device op                                                                                      | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b>                                                                                                                              |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions.<br>UNIT-I<br>Low field<br>characteris<br>transcondu<br>Modeling,<br>UNIT-I<br>Multiple g                                                                           | I     I       ect Tran       character       gnal mod       , source       II       I       I       stics, sub       uctance, o       , small sig       V       gate SOI                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | <b>MOSFET DEVICE CHARACTERISTICS</b> Isistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance. <b>MOBILITY MODELS AND MOS PERFORMANCE PARAMETERS</b> y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies. <b>THE SOI MOSFET</b> MOSFETs: double gate, FINFET, comparison of capacitance                                                                                                                                                                                                                                      | a effects,<br>ate dielec<br>rent charac<br>d swing, d<br>d device op<br>ces with bu                                                         | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b><br>ilk MOSFET, PD and                                                                                                        |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characterist<br>transcondu<br>Modeling,<br>UNIT-I<br>Multiple g<br>FD SOI d                                                               | I     I       ect Tran       character       gnal mode       , source       II       I       I       uctance,       , small sig       V       I       vate SOI       evices, s                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | <b>MOSFET DEVICE CHARACTERISTICS</b> asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance. <b>MOBILITY MODELS AND MOS PERFORMANCE PARAMETERS</b> vy, high field mobility, mobility various models, on curr         threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies. <b>THE SOI MOSFET</b> MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects, current-voltage characteristics: Lim &                                                                                                                                                                  | a effects,<br>ate dielec<br>rent charac<br>d swing, d<br>d device op<br>ces with bu                                                         | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b><br>Ilk MOSFET, PD and<br>odel and C-∞ model                                                                                  |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characterist<br>transcondu<br>Modeling,<br>UNIT-I<br>Multiple g<br>FD SOI d<br>impact ion                                                 | I       I         ect Tran       I         character       I         gate SOI       I         evices, s       S         initiation and s       I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | <b>MOSFET DEVICE CHARACTERISTICS</b> Isistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance. <b>MOBILITY MODELS AND MOS PERFORMANCE PARAMETERS</b> y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies. <b>THE SOI MOSFET</b> MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects; Kink effect and Hot-carrier degradation                                                                                                                                                                | a effects,<br>ate dielec<br>rent charac<br>d swing, d<br>d device op<br>ces with bu                                                         | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b><br>Ilk MOSFET, PD and<br>odel and C-∞ model                                                                                  |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions.<br>UNIT-I<br>Low field<br>characteris<br>transcondu<br>Modeling,<br>UNIT-I<br>Multiple g<br>FD SOI d<br>impact ion<br>BJT effect                                   | I       I         ect Tran       I         character       I         gate SOI       I         evices, s       I         izate SOI       I         evices, s       I         izate SOI       I         evices, s       I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | <b>MOSFET DEVICE CHARACTERISTICS</b> Isistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance. <b>MOBILITY MODELS AND MOS PERFORMANCE PARAMETERS</b> y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies. <b>THE SOI MOSFET</b> MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects: Kink effect and Hot-carrier degradati         eating.                                                                                                                                                  | a effects,<br>ate dielec<br>rent charac<br>d swing, d<br>d device op<br>ces with bu                                                         | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b><br>ilk MOSFET, PD and<br>odel and C-∞ model<br>ng body and parasitic                                                         |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characterist<br>transcondu<br>Modeling,<br>UNIT-I<br>Multiple g<br>FD SOI d<br>impact ior                                                 | I     I       ect Tran       character       gnal mode       , source       II       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I </td <td>MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies.         THE SOI MOSFET         MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects: Kink effect and Hot-carrier degradati         and high field effects: Kink effect and Hot-carrier degradati         patient         SPICE MODELS FOR SEMICONDUCTOR</td> <td>a effects,<br/>ate dielec<br/>rent charac<br/>d swing, d<br/>d device op<br/>ces with bu</td> <td>oltages; output and<br/>MOSFET scaling,<br/>trics, ultra-shallow<br/><b>10 hours</b><br/>cteristics, off current<br/>rain conductance and<br/>peration, Large signal<br/><b>6 hours</b><br/>ilk MOSFET, PD and<br/>odel and C-∞ model<br/>ng body and parasitic</td>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies.         THE SOI MOSFET         MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects: Kink effect and Hot-carrier degradati         and high field effects: Kink effect and Hot-carrier degradati         patient         SPICE MODELS FOR SEMICONDUCTOR          | a effects,<br>ate dielec<br>rent charac<br>d swing, d<br>d device op<br>ces with bu                                                         | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b><br>ilk MOSFET, PD and<br>odel and C-∞ model<br>ng body and parasitic                                                         |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characterist<br>transcondu<br>Modeling,<br>UNIT-I<br>Multiple g<br>FD SOI d<br>impact ion<br>BJT effect<br>UNIT-V                         | I       I         ect Tran       I         character       I         gate SOI       I         evices, s       I         izate SOI       I         izate SOI       I         izate SOI       I         izate SOI       I         ization       I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies.         THE SOI MOSFET         MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects; current-voltage characteristics: Lim & and high field effects: Kink effect and Hot-carrier degradati         pating.         SPICE MODELS FOR SEMICONDUCTOR         DEVICES | a effects,<br>ate dielec<br>rent charac<br>d swing, d<br>d device op<br>ces with bu<br>Fossum m<br>ion, Floatin                             | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b><br>Ilk MOSFET, PD and<br>odel and C-∞ model,<br>ng body and parasitic<br><b>8 hours</b>                                      |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characteris<br>transcondu<br>Modeling,<br>UNIT-I<br>Multiple g<br>FD SOI d<br>impact ior<br>BJT effect<br>UNIT-V<br>SPICE M               | I     I       ect Tran       character       gnal mode       , source       II       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I </td <td>MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies.         THE SOI MOSFET         MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects: Kink effect and Hot-carrier degradati         and high field effects: Kink effect and Hot-carrier degradati         patient         SPICE MODELS FOR SEMICONDUCTOR</td> <td>a effects,<br/>ate dielec<br/>rent charac<br/>d swing, d<br/>d device op<br/>ces with bu<br/>Fossum m<br/>ion, Floatin</td> <td>MOSFET scaling,<br/>trics, ultra-shallow<br/><b>10 hours</b><br/>cteristics, off current<br/>rain conductance and<br/>peration, Large signal<br/><b>6 hours</b><br/>ilk MOSFET, PD and<br/>odel and C-<math>\infty</math> model,<br/>ng body and parasitic<br/><b>8 hours</b></td>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies.         THE SOI MOSFET         MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects: Kink effect and Hot-carrier degradati         and high field effects: Kink effect and Hot-carrier degradati         patient         SPICE MODELS FOR SEMICONDUCTOR          | a effects,<br>ate dielec<br>rent charac<br>d swing, d<br>d device op<br>ces with bu<br>Fossum m<br>ion, Floatin                             | MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b><br>ilk MOSFET, PD and<br>odel and C- $\infty$ model,<br>ng body and parasitic<br><b>8 hours</b>                                                     |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characterist<br>transcondu<br>Modeling,<br>UNIT-I<br>Multiple g<br>FD SOI d<br>impact ion<br>BJT effect<br>UNIT-V<br>SPICE M<br>parameter | I     I       ect Tran       character       gnal mode       , source       II       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I </td <td>MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies.         THE SOI MOSFET         MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects; current-voltage characteristics: Lim &amp; and high field effects: Kink effect and Hot-carrier degradati         pating.         SPICE MODELS FOR SEMICONDUCTOR         DEVICES</td> <td>a effects,<br/>ate dielec<br/>rent charac<br/>d swing, d<br/>d device op<br/>ces with bu<br/>Fossum m<br/>ion, Floati<br/>nd level 3</td> <td>oltages; output and<br/>MOSFET scaling,<br/>trics, ultra-shallow<br/><b>10 hours</b><br/>cteristics, off current<br/>rain conductance and<br/>peration, Large signal<br/><b>6 hours</b><br/>Ilk MOSFET, PD and<br/>odel and C-∞ model,<br/>ng body and parasitic<br/><b>8 hours</b><br/>model, Model</td>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | MOSFET DEVICE CHARACTERISTICS         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         MOBILITY MODELS AND MOS         PERFORMANCE PARAMETERS         y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies.         THE SOI MOSFET         MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects; current-voltage characteristics: Lim & and high field effects: Kink effect and Hot-carrier degradati         pating.         SPICE MODELS FOR SEMICONDUCTOR         DEVICES | a effects,<br>ate dielec<br>rent charac<br>d swing, d<br>d device op<br>ces with bu<br>Fossum m<br>ion, Floati<br>nd level 3                | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b><br>Ilk MOSFET, PD and<br>odel and C-∞ model,<br>ng body and parasitic<br><b>8 hours</b><br>model, Model                      |
| UNIT-I<br>Field-Effe<br>transfer of<br>Small sig<br>junctions<br>UNIT-I<br>Low field<br>characterist<br>transcondu<br>Modeling,<br>UNIT-I<br>Multiple g<br>FD SOI d<br>impact ion<br>BJT effect<br>UNIT-V<br>SPICE M<br>parameter | I     I       ect Trancharacter       gnal mode       source       II       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I       I <td><b>MOSFET DEVICE CHARACTERISTICS</b>         asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance.         <b>MOBILITY MODELS AND MOS PERFORMANCE PARAMETERS</b>         y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies.         <b>THE SOI MOSFET</b>         MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects: Kink effect and Hot-carrier degradati         eating.         SPICE MODELS FOR SEMICONDUCTOR         <b>DEVICES</b>         or Semiconductor Devices: MOSFET Level 1, Level 2 and</td> <td>a effects,<br/>ate dielec<br/>rent charac<br/>d swing, d<br/>d device op<br/>ces with bu<br/>Fossum m<br/>ion, Floati<br/>nd level 3<br/>ents will b</td> <td>oltages; output and<br/>MOSFET scaling,<br/>trics, ultra-shallow<br/><b>10 hours</b><br/>cteristics, off current<br/>rain conductance and<br/>peration, Large signal<br/><b>6 hours</b><br/>Ilk MOSFET, PD and<br/>odel and C-∞ model,<br/>ng body and parasitic<br/><b>8 hours</b><br/>model, Model<br/><b>be able to</b></td>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | <b>MOSFET DEVICE CHARACTERISTICS</b> asistors: MOSFET- basic operation and fabrication; thr         ristics of MOSFET, short channel and Narrow width         leling for low frequency and High frequency, high-k ga         and drain resistance. <b>MOBILITY MODELS AND MOS PERFORMANCE PARAMETERS</b> y, high field mobility, mobility various models, on curr         o threshold swing, effect of interface states on sub threshold         effect of source bias and body bias on threshold voltage and         gnal model for low, medium and high frequencies. <b>THE SOI MOSFET</b> MOSFETs: double gate, FINFET, comparison of capacitance         hort channel effects: Kink effect and Hot-carrier degradati         eating.         SPICE MODELS FOR SEMICONDUCTOR <b>DEVICES</b> or Semiconductor Devices: MOSFET Level 1, Level 2 and                                      | a effects,<br>ate dielec<br>rent charac<br>d swing, d<br>d device op<br>ces with bu<br>Fossum m<br>ion, Floati<br>nd level 3<br>ents will b | oltages; output and<br>MOSFET scaling,<br>trics, ultra-shallow<br><b>10 hours</b><br>cteristics, off current<br>rain conductance and<br>peration, Large signal<br><b>6 hours</b><br>Ilk MOSFET, PD and<br>odel and C-∞ model,<br>ng body and parasitic<br><b>8 hours</b><br>model, Model<br><b>be able to</b> |

| CO 3           | Explain and analyse the Mobility models, MOS Performance parameters and its frequency limitations.                                                           |
|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CO 4           | Explain and analyse SOI MOSFET.                                                                                                                              |
| CO 5           | Explain and analyse SPICE Models for Semiconductor Devices.                                                                                                  |
| <b>Fext Bo</b> | oks                                                                                                                                                          |
|                | H. Nicollian, J. R. Brews, Metal Oxide Semiconductor - Physics and Technology, John ley and Sons.                                                            |
| Te             | ndita Das Guptha, Amitava Das Guptha, Semiconductor Devices Modeling and chnology, Prentice Hall India                                                       |
|                | n- PierrieColinge, Silicon-on-insulator Technology: Materials to VLSI, Kluwer Academic blishers group.                                                       |
| Referen        | ce Books                                                                                                                                                     |
|                | Colinge, "FinFETs and Other Multi-Gate Transistors", Springer. 2009<br>nnis Tsividis, Operation and Modeling of the MOS transistor, Oxford University Press. |
| Video I        | Lecture Links:                                                                                                                                               |
| Unit I:        |                                                                                                                                                              |
| https://y      | vww.youtube.com/watch?v=KohWxkovp0k                                                                                                                          |
|                | www.youtube.com/watch?v=CT6olzelSKQ                                                                                                                          |
|                | ocw.tudelft.nl/course-lectures/semiconductor-junction/                                                                                                       |
| Unit II        | •                                                                                                                                                            |
|                | www.youtube.com/watch?v=0C4uxtS-tlQ                                                                                                                          |
| -              | www.youtube.com/watch?v=XcDeh98ppXk                                                                                                                          |
| -              | www.youtube.com/watch?v=uHTyw4GGnRo                                                                                                                          |
| -              | www.youtube.com/watch?v=xSh9PZZPpOc                                                                                                                          |
| Unit II        |                                                                                                                                                              |
|                | www.youtube.com/watch?v=4m49vM0Ryt8                                                                                                                          |
| -              | vww.youtube.com/watch?v=xgYdLvWcvms                                                                                                                          |
|                | www.youtube.com/watch?v=IrbGAgrcvic                                                                                                                          |
| Unit IV        |                                                                                                                                                              |
| 0              | •<br>vww.youtube.com/watch?v=WWjldCmRteg                                                                                                                     |
|                | www.youtube.com/watch?v=syRQTHF88eQ                                                                                                                          |
|                | nptel.ac.in/courses/113/104/113104012/                                                                                                                       |
| -              | www.youtube.com/watch?v=vS3S1KfNLhE                                                                                                                          |
| Unit V         |                                                                                                                                                              |
|                | nptel.ac.in/courses/117/106/117106033/                                                                                                                       |
|                | www.digimat.in/nptel/courses/video/108107129/L04.html                                                                                                        |
| 1              | www.digimat.in/nptel/courses/video/10810/129/L04.html                                                                                                        |
| -              | • •                                                                                                                                                          |
|                | www.coursera.org/lecture/averagedswitchmodelingandsimulation/spice-simulation-<br>e-pJ99m                                                                    |
| example        | C-DJ77111                                                                                                                                                    |

**NPTEL course video link:** https://nptel.ac.in/courses/117/106/117106033/

|                      | M. TECH FIRST YEAR                                                            |            |              |
|----------------------|-------------------------------------------------------------------------------|------------|--------------|
| <b>Course Code</b>   | AMTVL0113                                                                     | LTP        | Credit       |
| <b>Course Title</b>  | Analog IC Design                                                              | 300        | 03           |
| <b>Course Object</b> | tive:                                                                         |            |              |
| · · · · ·            | To develop the ability to design and analyze MOS based                        |            |              |
|                      | Analog VLSI circuits.                                                         |            |              |
| 2                    | To analyze the performance of single stage amplifier                          |            |              |
| 3                    | To develop the skills to design Differential Amplifier                        |            |              |
|                      | circuits for a given specification.                                           |            |              |
|                      | Analyze the frequency response of the different                               |            |              |
|                      | configurations of an amplifier                                                |            |              |
|                      | To provide the knowledge of operational amplifier & feedback topologies       |            |              |
|                      | feedback topologies.                                                          |            |              |
| Pre-requisites       | : Basic electronics devices, Semiconductor & Amplifiers                       |            |              |
|                      | Course Contents / Syllabus                                                    |            |              |
| UNIT-I               | BASIC MOS DEVICE PHYSICS                                                      | 8          | hours        |
|                      | tions, MOSFET as a Switch, MOS I/V Characteristics, Se                        |            |              |
|                      | lels, MOS Device Capacitances, NMOS versus PMOS Dev                           | vices, Lor | ng-Channel   |
| versus Short-Chan    |                                                                               |            |              |
|                      | SINGLE-STAGE AMPLIFIERS                                                       |            | 8 hours      |
|                      | ommon-Source Stage, Common-Source Stage with Resistive                        |            | ÷            |
|                      | Load, CS Stage with Current-Source Load, Source Follower, C                   | Common-(   | Gate Stage,  |
| Cascode Stage, Fol   |                                                                               |            |              |
|                      | DIFFERENTIAL AMPLIFIERS                                                       |            | 8 hours      |
|                      | Differential Operation, Basic Differential Pair, Commo                        |            |              |
|                      | ith MOS Loads, Gilbert Cell, Passive and Active Current Mi                    |            | sic Current  |
|                      | Current Mirrors, Active Current Mirrors, Common-Mode Prop                     | erties     | 0.1          |
| 0111111              | FREQUENCY RESPONSE OF AMPLIFIERS                                              |            | 8 hours      |
|                      | tions, Miller Effect, Association of Poles with Nodes, Cor                    |            |              |
|                      | Common-Gate Stage, Cascode Stage, Differential Pair, Noise                    | in Differ  | ential Pairs |
|                      | ies, Effect of Loading, Effect of Feedback on Noise<br>OPERATIONAL AMPLIFIERS |            | 0 1          |
|                      |                                                                               |            | 8 hours      |
|                      | tions, Performance Parameters, One-Stage Op Amps, Two-Sta                     |            |              |
| Supply Rejection.    | rison, Common-Mode Feedback. Input Range Limitations                          | s, slew K  | ale, Power   |
|                      | more After an energy learning of this course study                            | .4.a:11 h  | a ablata     |
| Course Oulco         | me: After successful completion of this course studer                         | its will d | e able to    |
| CO 1                 | Draw the equivalent circuits of MOS based Analog VLSI and                     | nd         |              |
|                      | analyse their performance.                                                    |            |              |
| CO 2                 | Design analog VLSI circuits for a given specification.                        |            |              |
| CO 3                 | Analyse the frequency response of the different configuration                 | ns         |              |
|                      | of an amplifier.                                                              |            |              |
|                      | Analyse the feedback topologies involved in the amplifier                     |            |              |
|                      | design.                                                                       |            |              |
|                      | Appreciate the design features of the differential amplifiers.                |            |              |
|                      | -                                                                             |            |              |

| Text books                                                                               |
|------------------------------------------------------------------------------------------|
| 1. Razavi, "Design of Analog CMOS Integrated Circuits", 2nd Edition, McGraw Hill Edition |
| 2016.                                                                                    |
| 2. Paul. R.Gray&Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits",    |
| Wiley, 5th Edition, 2009.                                                                |
| 3. R. Gregorian and Temes, "Analog MOS Intgrated Circuits for Signal Processing", Wiley  |
| Publications                                                                             |
| Reference Books                                                                          |
| 1. Ken Martin, "Analog Integrated Circuit Design", Wiley Publications.                   |
| 2. Sedra and Smith, "Microelectronic Circuits", Oxford Publications.                     |
| 3. B.Razavi, "Fundamentals of Microelectronics", Wiley Publications                      |

|                                       | M. TECH FIRST YEAR                                                                                                                                                             |            |        |                |
|---------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|--------|----------------|
| <b>Course Code</b>                    | AMTVL0114 L                                                                                                                                                                    | T          | Р      | Credit         |
| <b>Course Title</b>                   |                                                                                                                                                                                | 0          |        | 03             |
| <b>Course Object</b>                  | ive:                                                                                                                                                                           |            |        |                |
| 1                                     | To analyze the basic stages of manufacturing and cryst                                                                                                                         | al g       | rowt   | h.             |
| 2                                     | To evaluate the process of wafer preparation and oxida                                                                                                                         |            |        |                |
| 3                                     | To analyze the lithography and etching process                                                                                                                                 |            |        |                |
| 4                                     | To explain process of diffusion and ion implantation.                                                                                                                          |            |        |                |
| 5                                     | To learn the basic process involved in metallization and                                                                                                                       | d pa       | ickag  | ging           |
| <b>Pre-requisites:</b>                | Basics of semiconductors and their properties.                                                                                                                                 |            |        |                |
|                                       | Course Contents / Syllabus                                                                                                                                                     |            |        |                |
| UNIT-I                                | <b>OVERVIEW OF SEMICONDUCTOR INDUSTRY</b>                                                                                                                                      | r          | 8      | hours          |
| Semiconductor Si<br>Quality.          | aterial properties, Crystal growth, Basic wafer fabri<br>licon Preparation, Czochralski (CZ) method, Float zone,                                                               |            |        | and Wafer      |
| UNIT-II                               | WAFER FABRICATION                                                                                                                                                              |            |        | 8 hours        |
| Layering , Patter                     | reparation, Wafer Terminology, Basic Wafer-Fabric<br>rning, Doping, Heat treatments, Circuit design, mass, Oxidation: Dry and wet oxidation, Clean room Constr                 | ask        | s, E   |                |
| <b>UNIT-III</b>                       | LITHOGRAPHY AND ETCHING                                                                                                                                                        |            |        | 8 hours        |
|                                       | g process, Lithography: Optical Lithography, Electron                                                                                                                          | bea        | m li   | thography,     |
|                                       | Chemical Etching, Dry etching Wet etching.                                                                                                                                     |            |        |                |
| UNIT-IV                               | DOPING AND DEPOSITION                                                                                                                                                          |            |        | 8 hours        |
| Implantation: Ion                     | ositions: Diffusion process steps, deposition, Drive-i-<br>-Implantation Technique, Implantation Equipment, C<br>w pressure CVD systems, Plasma enhanced CVD syste             | VD         | bas    | sics, CVD      |
| UNIT-V                                | METALLIZATION AND PACAKAGING                                                                                                                                                   |            |        | <b>e</b> hours |
|                                       | Internation Application, Metallization Choices,                                                                                                                                | Dhr        |        | 8 hours        |
| Deposition, Vacua<br>Types, Packaging | Im Deposition, Sputtering Apparatus. Packaging of VLS<br>Design Consideration, Package Fabrication Technologie<br><b>ne: After successful completion of this course studer</b> | I de<br>s. | evice  | s: Package     |
| CO 1                                  | Analyze the basic stages of manufacturing and crystal                                                                                                                          |            |        |                |
| CO 2                                  | Evaluate the process of wafer preparation and oxidation                                                                                                                        |            | , .11. |                |
|                                       |                                                                                                                                                                                | 1.         |        |                |
| CO 3                                  | Analyze the lithography and etching process.                                                                                                                                   |            |        |                |
| CO 4                                  | Explain the process of diffusion and ion implantation.                                                                                                                         |            |        |                |
| CO 5                                  | Learn the basic process involved in metallization and p                                                                                                                        | ack        | agin   | g              |
| Text books                            |                                                                                                                                                                                |            |        |                |
| 1. Peter Van Zant                     | , Microchip fabrication, McGraw Hill, 1997.                                                                                                                                    |            |        |                |

| 2. S.M. Sze, VLSI technology, McGraw-Hill Book company, NY, 1988             |
|------------------------------------------------------------------------------|
| Reference Books                                                              |
| 1. Wani-Kai Chen (editor), The VLSI Hand book, CRI/IEEE press, 2000          |
| 2. C.Y. Chang and S.M. Sze, ULSI technology, McGraw Hill, 2000               |
| 3. S.K. Ghandhi, "VLSI Fabrication Principles", Willy-India Pvt. Ltd, 2008.  |
| 4. J. D. Plummer, M. D. Deal and Peter B. Griffin, "Silicon VLSI Technology: |
| Fundamentals, Practice and Modeling", Pearson Education Publication, 2009    |

|                              | M. TECH FIRST YEAR                                                                                                                                                                                                                                                                       |              |             |
|------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|-------------|
| <b>Course Code</b>           | AMTVL0115                                                                                                                                                                                                                                                                                | LT P         | Credit      |
| <b>Course Title</b>          | Clean Room Technology And Maintenance                                                                                                                                                                                                                                                    | 300          | 03          |
| Course Objecti               | ve:                                                                                                                                                                                                                                                                                      |              |             |
| 1                            | Study and explain cleanroom standards and                                                                                                                                                                                                                                                | ancillary    |             |
|                              | cleanrooms.                                                                                                                                                                                                                                                                              |              |             |
| 2                            | Knowledge about clean room fabrication environment.                                                                                                                                                                                                                                      |              |             |
| 3                            | Identify the various filtration mechanisms.                                                                                                                                                                                                                                              |              |             |
| 4                            | Categorize cleanroom testing and monitoring system.                                                                                                                                                                                                                                      |              |             |
| 5                            | Analyze air quantities, pressure differences and clean r disciplines.                                                                                                                                                                                                                    | room         |             |
| <b>Pre-requisites:</b>       | Basics of IC Technology                                                                                                                                                                                                                                                                  |              |             |
| •                            | Course Contents / Syllabus                                                                                                                                                                                                                                                               |              |             |
| UNIT-I                       | INTRODUCTION TO CLEAN ROOM TECHNOI                                                                                                                                                                                                                                                       | LOGY         | 8 hours     |
| Clean room star              | room Classification Standards, Unidirectional air flow<br>dards, Federal Standards 209, ISO standard 146<br>naceutical, cleanrooms)                                                                                                                                                      |              |             |
| UNIT-II                      | CLEAN ROOM ENVIRONMENT                                                                                                                                                                                                                                                                   |              | 8 hours     |
|                              | ntly Ventilated and Ancillary Cleanrooms, Mini enviro                                                                                                                                                                                                                                    | onments, is  |             |
| RABS, Containme              | nt zone, Construction and clean build, Design of Unidire                                                                                                                                                                                                                                 | ctional Cle  | eanrooms.   |
| UNIT-III                     | FILTRATION MECHANISM                                                                                                                                                                                                                                                                     |              | 8 hours     |
| High Efficiency A            | r filtration, Particle removal mechanisms, testing of high                                                                                                                                                                                                                               | efficiency   | filters.    |
| UNIT-IV                      | <b>TESTING &amp; MONITORING SYSTEM</b>                                                                                                                                                                                                                                                   |              | 8 hours     |
|                              | and Monitoring, Principles of cleanroom testing, Testinn state, Monitoring of cleanroom.                                                                                                                                                                                                 | ng in relat  | ion to room |
| UNIT-V                       | CLEAN ROOM STANDARD PARAMETERS                                                                                                                                                                                                                                                           |              | 8 hours     |
|                              | ir Quantities and Pressure Differences, Air movement                                                                                                                                                                                                                                     | control. Re  |             |
|                              | m containment leak testing.                                                                                                                                                                                                                                                              | •••••••••    |             |
| Course Outcon                | ne: After successful completion of this course studen                                                                                                                                                                                                                                    | ts will be a | ble to      |
|                              | L L                                                                                                                                                                                                                                                                                      |              |             |
| CO 1                         | Specify cleanroom standards and ancillary cleanrooms                                                                                                                                                                                                                                     |              |             |
|                              | •                                                                                                                                                                                                                                                                                        |              |             |
| CO 1                         | Specify cleanroom standards and ancillary cleanrooms                                                                                                                                                                                                                                     |              |             |
| CO 1<br>CO 2                 | Specify cleanroom standards and ancillary cleanrooms<br>Explain about clean room fabrication environment.                                                                                                                                                                                |              |             |
| CO 1<br>CO 2<br>CO 3         | Specify cleanroom standards and ancillary cleanrooms<br>Explain about clean room fabrication environment.<br>Identify the surface finishes and filtration mechanisms.                                                                                                                    |              |             |
| CO 1<br>CO 2<br>CO 3<br>CO 4 | Specify cleanroom standards and ancillary cleanrooms<br>Explain about clean room fabrication environment.<br>Identify the surface finishes and filtration mechanisms.<br>Categorize cleanroom testing and monitoring system.<br>Analyze air quantities, pressure differences and clean r |              |             |

2. Matts Ramstorp, Introduction to Contamination Control and Cleanroom Technology, Wiley, 2008.

# **Reference Books**

1. Wani-Kai Chen (editor), The VLSI Hand book, CRI/IEEE press, 2000

| Link:  |                                             |
|--------|---------------------------------------------|
| Unit 1 | https://www.youtube.com/watch?v=8uGZMyjFugg |
| Unit 2 | https://www.youtube.com/watch?v=YAouXIS_FSU |
| Unit 3 | https://www.youtube.com/watch?v=wSSfOqEQClc |
| Unit 4 | https://www.youtube.com/watch?v=aBIxPo0p7dc |
| Unit 5 | https://www.youtube.com/watch?v=lHmHYWdH8Ug |

|                                                                                                                                                                                                                                                                                                                                                       | M. TECH FIRST YEAR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                            |                                                                                                                                                                                                   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Course Code                                                                                                                                                                                                                                                                                                                                           | AMTVL0116 L                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | ТР                                                         | Credit                                                                                                                                                                                            |
| <b>Course Title</b>                                                                                                                                                                                                                                                                                                                                   | ULSI Technology 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 00                                                         | 03                                                                                                                                                                                                |
| <b>Course Objecti</b>                                                                                                                                                                                                                                                                                                                                 | ve:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                            |                                                                                                                                                                                                   |
| 1                                                                                                                                                                                                                                                                                                                                                     | To study the basics of chip fabrication and clean room.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                            |                                                                                                                                                                                                   |
| 2                                                                                                                                                                                                                                                                                                                                                     | To learn the ion implantation and variousOxidation technolo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | ogies.                                                     |                                                                                                                                                                                                   |
| 3                                                                                                                                                                                                                                                                                                                                                     | To study the classification of lithographic techniques.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                            |                                                                                                                                                                                                   |
| 4                                                                                                                                                                                                                                                                                                                                                     | To identify various metallization schemes.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                            |                                                                                                                                                                                                   |
| 5                                                                                                                                                                                                                                                                                                                                                     | To explain the concept of Memories.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                            |                                                                                                                                                                                                   |
| <b>Pre-requisites:</b>                                                                                                                                                                                                                                                                                                                                | Microelectronics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                            |                                                                                                                                                                                                   |
|                                                                                                                                                                                                                                                                                                                                                       | Course Contents / Syllabus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                            |                                                                                                                                                                                                   |
| UNIT-I                                                                                                                                                                                                                                                                                                                                                | <b>CLEAN ROOM AND WAFER PREPARATION</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                            | 8 hours                                                                                                                                                                                           |
| Environment for U                                                                                                                                                                                                                                                                                                                                     | JLSI technology: clean room and safety requirements, Wafer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | cleanin                                                    | g process and                                                                                                                                                                                     |
| wet chemical etc                                                                                                                                                                                                                                                                                                                                      | hing techniques ,Microelectronics and microscopy, ULSI                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | proces                                                     | s technology,                                                                                                                                                                                     |
| Application of TEN                                                                                                                                                                                                                                                                                                                                    | M for construction analysis, TEM sample preparation technique                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | es.                                                        |                                                                                                                                                                                                   |
| UNIT-II                                                                                                                                                                                                                                                                                                                                               | IMPURITY INCORPORATION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                            | 9 hours                                                                                                                                                                                           |
|                                                                                                                                                                                                                                                                                                                                                       | on modelling and technology, Ion implantation: modelling, tec erization of impurity profiles.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | nnolog                                                     | y and damage                                                                                                                                                                                      |
| annealing; Charact<br>Oxidation: kinetic                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | nin filr                                                   | ns. Oxidation                                                                                                                                                                                     |
| annealing; Charact<br>Oxidation: kinetic                                                                                                                                                                                                                                                                                                              | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | nin filr                                                   | ns. Oxidation<br>JLSI.                                                                                                                                                                            |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III                                                                                                                                                                                                                                                                            | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | nin filr                                                   | ns. Oxidation<br>JLSI.                                                                                                                                                                            |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour                                                                                                                                                                                                                                   | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | nin filr<br>ics for U                                      | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon                                                                                                                                       |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni                                                                                                                                                                                                            | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hin film<br>cs for U<br>f polys<br>and te                  | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion                                                                                                                      |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and                                                                                                                                                                                        | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | hin film<br>cs for U<br>f polys<br>and te                  | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion                                                                                                                      |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and i                                                                                                                                                                 | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hin film<br>cs for U<br>f polys<br>and te                  | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide,                                                                                                     |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and i<br>UNIT-IV                                                                                                                                                      | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, pointerconnects.<br>METALLIZATION TECHNIQUES                                                                                                                                                                                                                                                                                                                                                                                                                                             | f polys<br>and te                                          | ns. Oxidation<br>JLSI.<br>9 hours<br>ilicon, silicon<br>chnology. Ion<br>and salicide,<br>8 hours                                                                                                 |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and i<br>UNIT-IV<br>Evaporation and                                                                                                                                   | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter                                                                                                                                                                                                                                                                                                                                                                              | f polys<br>and te<br>lycide                                | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide.<br><b>8 hours</b><br>ts; multilevel                                                                 |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and<br>Metallization and<br>Metallization sche                                                                                                                        | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, pointerconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter<br>mes. TEM in failure analysis, Novel devices and materials, '                                                                                                                                                                                                                                                                                                                 | f polys<br>and te<br>and te                                | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide<br><b>8 hours</b><br>ts; multilevel<br>n under bump                                                  |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and<br>Metallization and<br>Metallization sche<br>metallization and                                                                                                   | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter                                                                                                                                                                                                                                                                                                                                                                              | f polys<br>and te<br>and te                                | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide<br><b>8 hours</b><br>ts; multilevel<br>n under bump                                                  |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and<br>Metallization and<br>Metallization sche<br>metallization and<br>microelectronics.                                                                              | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter<br>mes. TEM in failure analysis, Novel devices and materials, '<br>advanced electronics packaging technologies, High –                                                                                                                                                                                                                                                       | f polys<br>and te<br>and te                                | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide,<br><b>8 hours</b><br>ts; multilevel<br>n under bump<br>ion TEM in                                   |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and<br>Metallization and<br>Metallization sche<br>metallization and<br>microelectronics.<br>UNIT-V                                                                    | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter<br>mes. TEM in failure analysis, Novel devices and materials, '<br>advanced electronics packaging technologies, High –<br>ULSI DEVICES                                                                                                                                                                                                                                       | f polys<br>and te<br>lycide<br>connec<br>TEM is<br>resolut | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide<br><b>8 hours</b><br>ts; multilevel<br>n under bump<br>ion TEM in<br><b>6 hours</b>                  |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and<br>Metallization and<br>Metallization sche<br>metallization and<br>microelectronics.<br>UNIT-V<br>DRAM cell with p                                                | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter<br>mes. TEM in failure analysis, Novel devices and materials, '<br>advanced electronics packaging technologies, High –<br>ULSI DEVICES<br>blanar capacitor, ULSI devices II: DRAM cell with stacked cap                                                                                                                                                                      | f polys<br>and te<br>lycide<br>connec<br>TEM is<br>resolut | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide<br><b>8 hours</b><br>ts; multilevel<br>n under bump<br>ion TEM in<br><b>6 hours</b>                  |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and<br>Metallization and<br>Metallization sche<br>metallization and<br>microelectronics.<br>UNIT-V<br>DRAM cell with p<br>III: DRAM cell wi                           | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter<br>mes. TEM in failure analysis, Novel devices and materials, '<br>advanced electronics packaging technologies, High –<br>ULSI DEVICES<br>blanar capacitor, ULSI devices II: DRAM cell with stacked cap<br>th trench capacitor, ULSI devices IV: SRAM.                                                                                                                       | f polys<br>and te<br>lycide<br>connec<br>TEM is<br>resolut | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide<br><b>8 hours</b><br>ts; multilevel<br>n under bump<br>ion TEM in<br><b>6 hours</b><br>ULSI devices  |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and<br>Metallization and<br>Metallization and<br>Metallization and<br>microelectronics.<br>UNIT-V<br>DRAM cell with p<br>III: DRAM cell wi                            | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter<br>mes. TEM in failure analysis, Novel devices and materials, '<br>advanced electronics packaging technologies, High –<br>ULSI DEVICES<br>blanar capacitor, ULSI devices II: DRAM cell with stacked cap<br>th trench capacitor, ULSI devices IV: SRAM.<br>he: After successful completion of this course students will                                                       | f polys<br>and te<br>lycide<br>connec<br>TEM is<br>resolut | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide<br><b>8 hours</b><br>ts; multilevel<br>n under bump<br>ion TEM in<br><b>6 hours</b><br>ULSI devices  |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and<br>Metallization and<br>Metallization sche<br>metallization and<br>microelectronics.<br>UNIT-V<br>DRAM cell with p<br>III: DRAM cell wi                           | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter<br>mes. TEM in failure analysis, Novel devices and materials, '<br>advanced electronics packaging technologies, High –<br>ULSI DEVICES<br>blanar capacitor, ULSI devices II: DRAM cell with stacked cap<br>th trench capacitor, ULSI devices IV: SRAM.<br>me: After successful completion of this course students will<br>Explain basics of chip fabrication and clean room. | f polys<br>and te<br>lycide<br>connec<br>TEM if<br>resolut | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide,<br><b>8 hours</b><br>ts; multilevel<br>n under bump<br>ion TEM in<br><b>6 hours</b><br>ULSI devices |
| annealing; Charact<br>Oxidation: kinetic<br>technologies in UL<br>UNIT-III<br>Photolithography t<br>Chemical Vapour<br>dioxide, silicon ni<br>implantation and<br>Metallization and<br>Metallization and<br>Metallization and<br>Metallization and<br>microelectronics.<br>UNIT-V<br>DRAM cell with p<br>III: DRAM cell with<br>Course Outcon<br>CO 1 | erization of impurity profiles.<br>es of silicon dioxide growth for thick, thin and ultra-th<br>SI; Characterization of oxide films; high K and low K dielectric<br>LITHOGRAPHIC TECHNIQUES<br>echniques for VLSI/ULSI; Mask generation.<br>deposition techniques: CVD techniques for deposition of<br>tride and metal films; epitaxial growth of silicon; modelling<br>substrate defects, Dielectrics and isolation, Silicides, po<br>nterconnects.<br>METALLIZATION TECHNIQUES<br>sputtering techniques. Failure mechanisms in metal inter<br>mes. TEM in failure analysis, Novel devices and materials, '<br>advanced electronics packaging technologies, High –<br>ULSI DEVICES<br>blanar capacitor, ULSI devices II: DRAM cell with stacked cap<br>th trench capacitor, ULSI devices IV: SRAM.<br>he: After successful completion of this course students will                                                       | f polys<br>and te<br>lycide<br>connec<br>TEM if<br>resolut | ns. Oxidation<br>JLSI.<br><b>9 hours</b><br>ilicon, silicon<br>chnology. Ion<br>and salicide<br><b>8 hours</b><br>ts; multilevel<br>n under bump<br>ion TEM in<br><b>6 hours</b><br>ULSI devices  |

| CO 4 | Explain and analyze metallization schemes. |  |
|------|--------------------------------------------|--|
| CO 5 | Design semiconductor memories.             |  |

#### **Text books**

1. S.M. Sze(2nd Edition )"VLSI Technology", McGraw Hill Companies Inc.

2. Chih-Hang Tung, George T.T. Sheng, Chih-Yuan Lu, ULSI Semiconductor Process Technology Atlas, John Wiley & Sons, 2003.

3. C.Y. Chang and S.M. Sze (Ed), "ULSI Technology", 2000, McGraw Hill Companies Inc.

# **Reference Books**

1. Stephena, Campbell, "The Science and Engineering of Microelectronic Fabrication", Second Edition, Oxford University Press.

2. James D. Plummer, Michael D. Deal, "Silicon VLSI Technology" Pearson Education Reading.

|                                           | M. TECH FIRST YEAR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |           |             |
|-------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|-------------|
| Course Code                               | AMTVL0201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | LT P      | Credit      |
| <b>Course Title</b>                       | Digital Design using FPGA and CPLD                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 300       | 03          |
| <b>Course Objecti</b>                     | ve:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |           |             |
| 1                                         | To study finite state machines and its realization.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |           |             |
| 2                                         | To study asynchronous Sequentialmachine.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |           |             |
| 3                                         | To learn Designing of Digital logic using PLD.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |           |             |
| 4                                         | To get knowledge of different FPGA series.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |           |             |
| 5                                         | To study different CPLD series.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |             |
| Pre-requisites:                           | Basics of CMOS and Fabrication.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |             |
|                                           | Course Contents / Syllabus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |           |             |
| UNIT-I                                    | FINITE STATE MACHINE (FSM)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 81        | iours       |
| from verbal descri<br>State Machine, Intr | gn Strategies, Mealy & Moore model, Realization of State Diption, Minimization of State Table from completely & Incroduction to Algorithmic State Machine.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 0         | y specified |
| UNIT-II                                   | ASYNCHRONOUS SEQUENTIAL CIRCUIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           | 8 hours     |
|                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | -         |             |
| UNIT-III                                  | PROGRAMMABLE LOGIC DEVICES (PLD)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |           | 8 hours     |
|                                           | ecture, Features & Digital Design of ROM, EPROM, EEPROM Design of a keypad scanner using PLD.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | , Flash M | emory,      |
| UNIT-IV                                   | FIELD PROGRAMMABLE GATE ARRAY (FPGA)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |           | 8 hours     |
| Xilinx FPGA XC4                           | ing architecture, Design flow, Technology Mapping for FPGA<br>000, Comparative Study of Xilinx (ZU11EG) & Intel (Stra<br>reference to cortex A53.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |           | (650 series |
| UNIT-V                                    | COMPLEX PROGRAMMABLE LOGIC DEVICES<br>(CPLD)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |           | 8 hours     |
| (Mach 1 to 5), Cy<br>Speed performance    | <ul> <li>x 5000/7000 series and Altera FLEX logic- 10000 series CP press FLASH 370 Device technology, Lattice plsi architecta and system programmability.</li> <li>After completion of this course students will be able to a student of the s</li></ul> | ures – 30 |             |
| CO 1                                      | Realize finite state machines.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |           |             |
| CO 2                                      | Formulate asynchronous Sequentialmachine.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |           |             |
| CO 3                                      | Design Digital logic using PLD.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |             |
| CO 4                                      | Explain different FPGA series.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |           |             |
|                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |             |
| CO 5                                      | Explain different CPLD series.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |           |             |

- 1. P. K. Chan& S. Mourad, Digital Design using Field Programmable Gate Array, Prentice Hall.
- 2. Charles H Roth, Jr., "Digital Systems Design Using VHDL", PWS, 1998.
- 3. S. Trimberger, Edr., Field Programmable Gate Array Technology, Kluwer Academic Pub.

# **Reference Books**

- 1. J. Old Field, R. Dorf, Field Programmable Gate Arrays, John Wiley& Sons, Newyork.
- 2. S.Brown, R.Francis, J.Rose, Z.Vransic, Field Programmable GateArray, Kluwer Pub.
- 3. Richard FJinder, "Engineering Digital Design," Academic press

| M. TECH FIRST YEAR   |                                                                   |                  |  |  |  |
|----------------------|-------------------------------------------------------------------|------------------|--|--|--|
| Course Code          | AMTVL0202 LT P                                                    |                  |  |  |  |
| <b>Course Title</b>  | Low Power VLSI Design300                                          | 03               |  |  |  |
| Course Objectiv      | ve:                                                               |                  |  |  |  |
| 1                    | To provide the knowledge of Low Power VLSI Chips a                | nd               |  |  |  |
|                      | different losses associated with the CMOS Devices                 |                  |  |  |  |
| 2                    | To provide the knowledge of Power estimation Simulation Power     | r                |  |  |  |
|                      | analysis and Probabilistic power analysis of Design               |                  |  |  |  |
| 3                    | To provide the knowledge of circuit level and Logic level design  |                  |  |  |  |
| 4                    | To provide the knowledge of Low Power Architecture and system     | n.               |  |  |  |
| 5                    | To provide the basic knowledge of Low Power Clock Distribution    | on               |  |  |  |
|                      | Algorithm & Architectural Level Methodologies                     |                  |  |  |  |
| Pre-requisites:      | CMOS VLSI Design, Digital logic Design.                           |                  |  |  |  |
|                      | Course Contents / Syllabus                                        |                  |  |  |  |
| UNIT-I               | INTRODUCTION & DEVICE AND TECHNOLOGY                              | 8 hours          |  |  |  |
|                      | IMPACT ON LOW POWER                                               | 0 110 11 1       |  |  |  |
| Introduction: Nee    | ds for Low Power VLSI Chips, Sources of power dissipation on d    | gital integrated |  |  |  |
| circuit, Emerging lo | ow power approaches, Physics of power dissipation in CMOS Devi    | ces,             |  |  |  |
| Device and techno    | logy impact on low power: Dynamic dissipation on low power, T     | ransistor sizing |  |  |  |
| & gate oxide thick   | ness, Impact of technology Scaling, Technology & Device innovat   | ion              |  |  |  |
| UNIT-II              | POWER ESTIMATION SIMULATION POWER ANALYS                          | IS 8 hours       |  |  |  |
| -                    | & PROBABILISTIC POWER ANALYSIS                                    |                  |  |  |  |
|                      | Simulation Power analysis: - SPICE circuit simulators, Gate leve  |                  |  |  |  |
| · 1                  | ive Power Estimation, Static State Power, Gate level Capacitance  |                  |  |  |  |
|                      | analysis, Data Correlation Analysis in DSP systems. Monte Carlo   |                  |  |  |  |
| -                    | er analysis:- Random Logic Signals. Probability & frequency, Prob | babilistic       |  |  |  |
| -                    | chniques, Signal Entropy.                                         |                  |  |  |  |
| UNIT-III             | LOW POWER DESIGN                                                  | 8 hours          |  |  |  |
|                      | er Consumption in circuit level, Flip Flop & Latches design, Hi   | gh Capacitance   |  |  |  |
| node, Low power d    |                                                                   |                  |  |  |  |
| 0                    | e Reorganisation, Signal gating, Logic encoding, state machine    | encoding, Pre    |  |  |  |
| computation logic    |                                                                   |                  |  |  |  |
| UNIT-IV              | LOW POWER ARCHITECTURE AND SYSTEM                                 | 8 hours          |  |  |  |
|                      | ance Management, Switching Activity Reduction, Parallel Ar        |                  |  |  |  |
| U                    | , Flow graph Transformation, Low Power Arithmetic Compone         | nt, Low Power    |  |  |  |
| Memory Design        |                                                                   |                  |  |  |  |
| UNIT-V               | LOW POWER CLOCK DISTRIBUTION & ALGORITHM                          | 8 hours          |  |  |  |
|                      | & ARCHITECTURAL LEVEL METHODOLOGIES                               | 1 1              |  |  |  |
|                      | <b>Example :</b> Power dissipation in clock distribution, sin     |                  |  |  |  |
|                      | zero skew Vs tolerable skew chip and package co-design of clock   |                  |  |  |  |
| 0                    | hitectural Level Methodologies:-Introduction, Design flow, Alg    | jorithmic Level  |  |  |  |
| analysis and optimi  | zation, Architectural level estimation and synthesis              |                  |  |  |  |

| Course Outco | ome: After successful completion of this course students will be able to                                      |
|--------------|---------------------------------------------------------------------------------------------------------------|
| CO 1         | Identify different losses associated with the CMOS Devices.                                                   |
| CO 2         | Explain the concept of Power estimation Simulation Power analysis and Probabilistic Power analysis of Design. |
| CO 3         | Identify circuit and logic level low power design.                                                            |
| CO 4         | Analyze the Low Power Architecture and system.                                                                |
| CO 5         | Explain Low Power Clock Distribution Algorithm.                                                               |
| Text books   |                                                                                                               |
| 1. Gary K. Y | Yeap, Practical Low Power Digital VLSI Design, KAP 2007                                                       |
| 2. Rabaey, I | Pedram, "Low power design methodologies" Kluwer Academic, 1997                                                |
| Reference Bo | oks                                                                                                           |
| 1. Kaushik l | Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit" Wiley 2000                                                  |

| M. TECH FIRST YEAR |                                                                                                  |                                                                        |              |           |  |
|--------------------|--------------------------------------------------------------------------------------------------|------------------------------------------------------------------------|--------------|-----------|--|
| Course Co          | ode                                                                                              | AMTVL0251                                                              | LTP          | Credit    |  |
| Course Ti          | tle                                                                                              | Digital Design using FPGA and CPLD Lab                                 | 0 0 4        | 02        |  |
| Pre-requi          | Pre-requisites: Basics Knowledge of Digital Electronics & Digital System Design                  |                                                                        |              |           |  |
| Sr. No.            | List of                                                                                          | Experiment                                                             |              |           |  |
| 1                  | Demon                                                                                            | stration of FPGA and CPLD Boards.                                      |              |           |  |
| 2                  | Design                                                                                           | & Implement the Boolean Expression Y=AB+BC+CA on CPLD.                 |              |           |  |
| 3                  | Design                                                                                           | & Implement Full adder and Full Subtractor on CPLD.                    |              |           |  |
| 4.                 | Design                                                                                           | & Implement (i) 2-bit comparator and (ii) 2-bit multiplier (iii) 8x1 M | /lultiplexer | on CPLD.  |  |
| 5                  | Design                                                                                           | & Implement S-R, J-K, D and T Flip Flops on FPGA.                      |              |           |  |
| 6                  | Design & Implement (i) Universal shift register (ii) 4- bit UP-DOWN Synchronous Counter on FPGA. |                                                                        |              |           |  |
| 7                  | Design                                                                                           | & Implement the (i) 4-bit ALU (ii) 8- bit SRAM on FPGA.                |              |           |  |
| 8                  | Design                                                                                           | & Implement 7- Segment Display Driver circuit using CPLD.              |              |           |  |
| 9                  | Design                                                                                           | & Implement Sequence Detector Circuit to detect given sequence 10      | 0101010 on   | FPGA.     |  |
| 10                 | Modelling and Implementation of UART on FPGA.                                                    |                                                                        |              |           |  |
| Lab Cou            | rse Outc                                                                                         | come: After completion of this course students will be able to         |              |           |  |
| CO 1               | Design                                                                                           | & Implement the Combinational Logic Circuits on CPLD.                  |              |           |  |
| CO 2               | Design                                                                                           | Design & Implement the Sequential Logic Circuits on CPLD.              |              |           |  |
| CO 3               | Design & Implement the Memories on FPGA.                                                         |                                                                        |              |           |  |
| CO 4               | Design                                                                                           | & Implement UART on FPGA.                                              |              |           |  |
| Link:              |                                                                                                  |                                                                        |              |           |  |
| 1                  | https://v                                                                                        | www.youtube.com/watch?v=9mpRF6bAY1g                                    |              |           |  |
| 2                  | https://v                                                                                        | www.youtube.com/watch?v=EGDHXynlXMk                                    |              |           |  |
| 3                  | https://v                                                                                        | www.youtube.com/watch?v=H2GyAIYwZbw                                    |              |           |  |
| 4                  | https://v                                                                                        | www.youtube.com/watch?v=WKZgK3BKDIo                                    |              |           |  |
| 5                  |                                                                                                  | www.youtube.com/watch?v=s3Dk4CEfNg4&list=PLJ5C_6qdAvBE<br>index=6      | LELTSPgz     | YkQg3Hgcl |  |

| M. TECH FIRST YEAR                                                                                                                                        |                                                                                          |                 |               |  |  |  |  |  |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|-----------------|---------------|--|--|--|--|--|
| <b>Course Code</b>                                                                                                                                        | AMTVL0252                                                                                | LT P            | Credit        |  |  |  |  |  |
| <b>Course Title</b>                                                                                                                                       |                                                                                          |                 |               |  |  |  |  |  |
|                                                                                                                                                           | <b>DFTWARE TOOL: CADENCE – Tool Bundle Cons</b>                                          |                 |               |  |  |  |  |  |
|                                                                                                                                                           | ALOG & MIXED SIGNAL DESIGN FRONT END                                                     |                 |               |  |  |  |  |  |
| • Virtuoso(R) Spectre(R) Simulator REL MMSIM 7.1                                                                                                          |                                                                                          |                 |               |  |  |  |  |  |
|                                                                                                                                                           | • Virtuoso(R) Schematic Editor XL REL IC 6.1.0                                           |                 |               |  |  |  |  |  |
| 2. ANALOG BACK END TOOL                                                                                                                                   |                                                                                          |                 |               |  |  |  |  |  |
| 2 DU                                                                                                                                                      | <ul> <li>Virtuoso(R) Layout Suite XL REL IC 6.1.0</li> <li>3. PHYSICAL DOMAIN</li> </ul> |                 |               |  |  |  |  |  |
| <b>3. F</b> 11                                                                                                                                            | <ul> <li>SOC Encounter - XL (aka Cadence (R) SOC Encou</li> </ul>                        | nter - GPS)     |               |  |  |  |  |  |
| Sr. No.                                                                                                                                                   | Name of Experiment                                                                       |                 |               |  |  |  |  |  |
| 1                                                                                                                                                         | I-V characteristics of long and short-channel MOS                                        | SFET transisto  | ors in CMOS   |  |  |  |  |  |
|                                                                                                                                                           | technology.                                                                              |                 |               |  |  |  |  |  |
| 2                                                                                                                                                         | The gate capacitance of an MOS transistor. (Gate Ca                                      | pacitance v/s V | /GS).         |  |  |  |  |  |
| 3                                                                                                                                                         | The impact of device variations on static CMOS inve                                      |                 | ,             |  |  |  |  |  |
| 4                                                                                                                                                         | The VTC of CMOS inverter as a function of supply                                         | voltage and sub | ostrate bias. |  |  |  |  |  |
| 5                                                                                                                                                         | Dynamic power dissingtion due to charging and disa                                       | harging consci  | tancas        |  |  |  |  |  |
| 5Dynamic power dissipation due to charging and discharging capacitances.6Short-circuit currents during transients and impact of load capacitance on short |                                                                                          |                 |               |  |  |  |  |  |
| 0                                                                                                                                                         | circuit current in a CMOS inverter.                                                      | ioau capacitai  | ice on short- |  |  |  |  |  |
| 7                                                                                                                                                         | 7 The VTC of a two-input NAND & NOR data dependency.                                     |                 |               |  |  |  |  |  |
| 8                                                                                                                                                         | The variable-threshold CMOS inverter and Combina                                         |                 |               |  |  |  |  |  |
| 9                                                                                                                                                         | The low-power / low voltage D-Latch circuit.                                             |                 |               |  |  |  |  |  |
| 10                                                                                                                                                        |                                                                                          |                 |               |  |  |  |  |  |
| 10                                                                                                                                                        | a. The Full Adder                                                                        |                 |               |  |  |  |  |  |
|                                                                                                                                                           | b. The Binary Adder                                                                      |                 |               |  |  |  |  |  |
|                                                                                                                                                           | c. The Multiplier                                                                        |                 |               |  |  |  |  |  |
|                                                                                                                                                           | d. The Shifter.                                                                          |                 |               |  |  |  |  |  |
|                                                                                                                                                           | e. The SRAM Cell                                                                         |                 |               |  |  |  |  |  |
|                                                                                                                                                           | f. The DRAM Cell                                                                         |                 |               |  |  |  |  |  |
| Lab Course O                                                                                                                                              | utcome: After completion of this course students ar                                      | e able to       |               |  |  |  |  |  |
| CO 1                                                                                                                                                      | Study and analyze the various parameters of MOS Tr                                       | ransistor.      |               |  |  |  |  |  |
| CO 2                                                                                                                                                      | Study and analyze the different parameters of CM design.                                 | OS inverter fo  | or low power  |  |  |  |  |  |
| CO 3                                                                                                                                                      | Design and implement the combinational digital circuits for low power circuits.          |                 |               |  |  |  |  |  |
| CO 4                                                                                                                                                      | Design and implement the sequential digital circuits                                     | for low power   | circuits.     |  |  |  |  |  |
| Link:                                                                                                                                                     |                                                                                          |                 |               |  |  |  |  |  |
| Unit 1                                                                                                                                                    | https://www.youtube.com/watch?v=TFOO1JAll2Y                                              |                 |               |  |  |  |  |  |
|                                                                                                                                                           | https://youtu.be/ruClwamT-R0                                                             |                 |               |  |  |  |  |  |
| Unit 2                                                                                                                                                    | https://www.analog.com/en/design-center/design-too                                       | ols-and-calcula | tors/ltspice- |  |  |  |  |  |
|                                                                                                                                                           | simulator.html                                                                           |                 | 1             |  |  |  |  |  |
|                                                                                                                                                           | https://www.youtube.com/watch?v=OgO1gpXSUzU                                              | J               |               |  |  |  |  |  |

|        | https://nptel.ac.in/courses/111/106/111106134/                                                                                               |
|--------|----------------------------------------------------------------------------------------------------------------------------------------------|
| Unit 3 | https://nptel.ac.in/courses/106/105/106105034/<br>https://www.youtube.com/watch?v=dqcfYTePRxQ<br>https://www.youtube.com/watch?v=rEeqxozkdZ0 |
| Unit 4 | https://www.digimat.in/nptel/courses/video/106105034/L37.html                                                                                |
| Unit 5 | https://nptel.ac.in/courses/106/105/106105161/                                                                                               |

|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                             | Credit<br>03 |  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------|--------------|--|
| Course Objective:         1       To provide an in-depth understanding of the importance ar principle of testing and verification of faults affecting VLS circuits.         2       To provide the knowledge of the testing and testability of combinational circuits.         3       To provide the knowledge of the testing and testability of sequential circuits.         4       To provide the knowledge of the testing and testability of sequential circuits.         5       To provide an in-depth understanding of the memory designering methods.         5       To provide the basic knowledge of Built in self-test (BIST Techniques.)         Pre-requisites:Digital and analog IC fabrication.         Course Contents / Syllabus         UNIT-I       INTRODUCTION TO VLSI TESTING AND FAULT MODELING         Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | nd                                          | 03           |  |
| 1       To provide an in-depth understanding of the importance ar principle of testing and verification of faults affecting VLS circuits.         2       To provide the knowledge of the testing and testability of combinational circuits.         3       To provide the knowledge of the testing and testability of sequential circuits.         4       To provide an in-depth understanding of the memory desig testing methods.         5       To provide the basic knowledge of Built in self-test (BIST Techniques.         Course Contents / Syllabus         UNIT-I       INTRODUCTION TO VLSI TESTING AND FAULT MODELING         Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                             |              |  |
| 1       To provide an in-depth understanding of the importance ar principle of testing and verification of faults affecting VLS circuits.         2       To provide the knowledge of the testing and testability of combinational circuits.         3       To provide the knowledge of the testing and testability of sequential circuits.         4       To provide an in-depth understanding of the memory desig testing methods.         5       To provide the basic knowledge of Built in self-test (BIST Techniques.         Course Contents / Syllabus         UNIT-I       INTRODUCTION TO VLSI TESTING AND FAULT MODELING         Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                             |              |  |
| circuits.         2       To provide the knowledge of the testing and testability of combinational circuits.         3       To provide the knowledge of the testing and testability of sequential circuits.         4       To provide an in-depth understanding of the memory design testing methods.         5       To provide the basic knowledge of Built in self-test (BIST Techniques.         Pre-requisites:Digital and analog IC fabrication.         Course Contents / Syllabus         UNIT-I       INTRODUCTION TO VLSI TESTING AND FAULT MODELING         Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | SI                                          |              |  |
| combinational circuits.         3       To provide the knowledge of the testing and testability of sequential circuits.         4       To provide an in-depth understanding of the memory designer testing methods.         5       To provide the basic knowledge of Built in self-test (BIST Techniques.         Pre-requisites:Digital and analog IC fabrication.         Course Contents / Syllabus         UNIT-I       INTRODUCTION TO VLSI TESTING AND FAULT MODELING         Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                             |              |  |
| 3       To provide the knowledge of the testing and testability of sequential circuits.         4       To provide an in-depth understanding of the memory designer testing methods.         5       To provide the basic knowledge of Built in self-test (BIST Techniques.         Pre-requisites:Digital and analog IC fabrication.         Course Contents / Syllabus         UNIT-I       INTRODUCTION TO VLSI TESTING AND FAULT MODELING         Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                             |              |  |
| testing methods.         5       To provide the basic knowledge of Built in self-test (BIST Techniques.         Pre-requisites:Digital and analog IC fabrication.         Course Contents / Syllabus         UNIT-I         INTRODUCTION TO VLSI TESTING AND FAULT MODELING         Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                             |              |  |
| Techniques.         Pre-requisites:Digital and analog IC fabrication.         Course Contents / Syllabus         UNIT-I       INTRODUCTION TO VLSI TESTING AND FAULT<br>MODELING         Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | gn and                                      |              |  |
| Course Contents / Syllabus           UNIT-I         INTRODUCTION TO VLSI TESTING AND FAULT<br>MODELING           Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | )                                           |              |  |
| Course Contents / Syllabus           UNIT-I         INTRODUCTION TO VLSI TESTING AND FAULT<br>MODELING           Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                             |              |  |
| UNIT-I         INTRODUCTION TO VLSI TESTING AND FAULT<br>MODELING           Importance and Principle of testing, Challenges in VLSI testing, Levels of abstra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                             |              |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | IT-I INTRODUCTION TO VLSI TESTING AND FAULT |              |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | actions                                     | in VLSI      |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | problem                                     | i, Types of  |  |
| Testing, DC and AC parametric tests                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                             |              |  |
| Fault Modeling: Stuck at fault, fault equivalence, fault collapsing, fault dominar                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                             | t simulation |  |
| UNIT-II TESTING AND TESTABILITY OF COMBINATION.<br>CIRCUITS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | AL                                          | 8 hours      |  |
| Test Generation Basics: Test generation algorithms, Random test generation, AT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                             |              |  |
| $combinational\ circuits,\ Boolean\ difference,\ Path\ sensitization,\ D-algorithm,\ Sensitization,\ Sensitization,\ D-algorithm,\ Sensitization,\ Se$ | ODEM,                                       | Testable     |  |
| combinational logic circuit design                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                             |              |  |
| UNIT-III TESTING AND TESTABILITY OF SEQUENTIAL<br>CIRCUITS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                             | 8 hours      |  |
| Testing of sequential circuits as iterative combinational circuits, state table verif                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | ication,                                    | test         |  |
| generation based on circuit structure, Sequential ATPG,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                             |              |  |
| Ad Hoc design rules, scan path technique (scan design), partial scan, Boundary s                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | scan                                        |              |  |
| UNIT-IV MEMORY, DELAY, FAULT AND IDDQ TESTING                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 14 D                                        | 6 hours      |  |
| Testable memory design, RAM fault models, Test algorithms for RAM, Delay f<br>IDDQ testing, Testing methods, Limitations of IDDQ testing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | aults, D                                    | elay tests,  |  |
| UNIT-V BUILT IN SELF-TEST (BIST) TECHNIQUES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                             | 8 hours      |  |
| Built-in self-test (BIST): Design rules, Exhaustive testing, Pseudo-random testi                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | ng, Pse                                     |              |  |
| testing, Output response analysis, Logic BIST architectures, Introduction to Test                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | t compr                                     | ession       |  |
| <b>Course Outcome:</b> After successful completion of this course students wi                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | ll be ab                                    | le to        |  |
| CO 1 Apply the concepts in testing which can help them de better yield in IC design                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | acian o                                     |              |  |

| CO 2                               | Analyse the various test generation methods for combinational circuits.          |                 |
|------------------------------------|----------------------------------------------------------------------------------|-----------------|
| CO 3                               | Analyse the various test generation methods for sequential circuits.             |                 |
| CO 4                               | Identify the design for testability methods for different memory circuits.       |                 |
| CO 5                               | Recognize the BIST techniques for improving testability.                         |                 |
| Text books                         |                                                                                  |                 |
|                                    | ction to Logic Circuit Testing - Parag K. Lala, (Morgan & Claypool)              |                 |
|                                    | l and Vishwani D. Agrawal, (Kluwar Academic Publishers 2000)                     | unts - Milender |
|                                    | tem Testing and Testable Design - M. Abramovici, M.Breuer, and A. lishing House) | Friedman        |
| Reference Boo                      | ks                                                                               |                 |
| 1. Introduction to                 | o Formal Hardware Verification - Thomas Kropf (Springer)                         |                 |
| 2. VLSI Test Pri<br>Publishers. 20 | inciples and Architectures Design for Testability – W.W. Wen (Morg<br>06)        | gan Kaufmann    |
| 3. Digital System<br>Publishing Ho | ns and Testable Design - M.Abramovici, M.A. Breuer and A.D. Frouse)              | iedman (Jaico   |
| 4. Design Test<br>International)   | for Digital IC's and Embedded Core Systems - A.L. Crouch (                       | Prentice Hall   |

| Link:  |                                                |
|--------|------------------------------------------------|
| Unit 1 | https://youtu.be/u_XLaTTzXaE                   |
| Unit 2 | https://nptel.ac.in/courses/106/103/106103116/ |
| Unit 3 | https://nptel.ac.in/courses/106/103/106103116/ |
| Unit 4 | https://nptel.ac.in/courses/106/103/106103116/ |
| Unit 5 | https://nptel.ac.in/courses/106/103/106103116/ |

|                       | M. TECH FIRST YEAR                                                                                                                                                       |             |          |        |
|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|----------|--------|
| <b>Course Code</b>    | AMTVL0212                                                                                                                                                                | LTP         | Cr       | edit   |
| <b>Course Title</b>   | VLSI DSP Architectures                                                                                                                                                   | 300         | (        | )3     |
| Course Object         | tive:                                                                                                                                                                    |             |          |        |
| 1                     | To explain basics of DSP processors and micro                                                                                                                            | program     | nming    |        |
|                       | approaches.                                                                                                                                                              |             |          |        |
| 2                     | To learn building a data path and control path.                                                                                                                          |             |          |        |
| 3                     | To outline pipelining and pipe lined data path.                                                                                                                          |             |          |        |
| 4                     | To analyzeA/D and D /A converters and DSP computa                                                                                                                        |             |          |        |
| 5                     | To identify thearchitectures for programmable processing devices.                                                                                                        | digital s   | signal   |        |
| <b>Pre-requisites</b> | : VLSI DSP Architecture                                                                                                                                                  |             |          |        |
| -                     | Course Contents / Syllabus                                                                                                                                               |             |          |        |
| UNIT-I                | BASICS OF DSP PROCESSORS                                                                                                                                                 |             | 8 h      | ours   |
|                       | s of Instruction set architectures of DSP processo                                                                                                                       | rs Micro    |          |        |
|                       | plementation of control part of the processor, CPU per                                                                                                                   |             | 1 0      |        |
| evaluating perform    |                                                                                                                                                                          | 10111141100 | und no   | 140001 |
| UNIT-II               | DATA PATH                                                                                                                                                                |             | Q        | ) hour |
|                       | gic design conventions, building a data path, a simple in                                                                                                                | mplement    |          |        |
|                       | mentation, simplifying control design.                                                                                                                                   | mpiement    | ution se | menne, |
| UNIT-III              | PIPELINING                                                                                                                                                               |             | C        | ) hour |
| <u></u>               | ipelining, a pipe lined data path, pipe lined control, data                                                                                                              | hazards a   | -        |        |
| 1                     | ich hazards, advanced pipelining: extracting more perfor                                                                                                                 |             |          | urung, |
| UNIT-IV               | CONVERSIONS                                                                                                                                                              |             | 8        | 8 hour |
|                       | for signals and coefficients in DSP systems, dynan                                                                                                                       | nic range   |          |        |
|                       | in DSP implementations, A/D conversion errors, and D                                                                                                                     |             |          |        |
| D /A conversion       | -                                                                                                                                                                        | I I I       |          |        |
| UNIT-V                | PROGRAMMABLE PROCESSORS                                                                                                                                                  |             | 8        | 3 hour |
| architectural feat    | architectures for programmable digital signal pro-<br>ures, DSP computational building blocks, bus archi<br>ess generation unit, speed issues, features for external int | tecture, d  |          |        |
| <b>Course Outco</b>   | me: After successful completion of this course stude                                                                                                                     | nts will b  | e able t | to     |
| CO 1                  | Identify basics of DSP processors and micro approaches.                                                                                                                  | program     | nming    |        |
| CO 2                  | Learn building a data path and control path.                                                                                                                             |             |          |        |
| CO 3                  | Analyze pipelining and pipe lined data path.                                                                                                                             |             |          |        |
| CO 4                  | CalculateA/D and D /A converters and DSP computation                                                                                                                     | onal error  | ·s.      |        |
| CO 5                  | Implement architectures for programmable digital sig devices.                                                                                                            | nal proce   | essing   | _      |
| Text books            |                                                                                                                                                                          |             |          |        |
| 1. D. A, Patterson    | and J.L Hennessy, "Computer Organization and Design                                                                                                                      | : Hardwa    | re/ Soft | ware   |
|                       | l., Elsevier, 2011.                                                                                                                                                      |             |          |        |

2. A. S Tannenbaum, "Structural Computer organization", 4th Ed., Prentice-Hall, 1999. **Reference Books** 

 W. Wolf, "Modern VLSI Design: System on Silicon", 2nd Ed., Person Education,1998.
 Keshab Parhi, "VLSI Digital Signal Processing system design and implementations", Wiley1999.

|           |                     | M. TECH FIRST YE                               | CAR                     |              |              |
|-----------|---------------------|------------------------------------------------|-------------------------|--------------|--------------|
| Course    | e Code              | AMTVL0213                                      | LT P                    | Credit       | t            |
| Course    | e Title             | Full Custom Design                             | 300                     | 03           |              |
| Course    | e Objectiv          | 2.                                             |                         |              |              |
|           |                     | be familiar with the schematic fundamental     | s and layout designs    | flow.        |              |
|           |                     | come to know about standard library cells a    |                         |              |              |
|           | basic cells.        | 5                                              | 51                      |              |              |
| 3 5       | Students will       | be able to design interconnect layout and ki   | now special electrical  | 1            |              |
|           | requirements        |                                                |                         |              |              |
|           |                     | be able to incorporate special design rules a  |                         | es.          |              |
| 5 5       | Students will       | be able to learn various kind of CAD tools.    |                         |              |              |
| Pre-re    | <b>quisites:</b> Ba | sics of VLSI                                   |                         |              |              |
|           |                     | Course Contents / Syll                         | labus                   |              |              |
| UNIT-     | Ι                   | INTRODUCTION                                   |                         | <b>8</b> k   | ours         |
| Introduc  | tion: Schen         | atic fundamentals, Layout design, Intro        | duction to CMOS         | VLSI ma      | nufacturing  |
| processe  | es, Layers a        | nd connectivity, Process design rules Sign     | ificance of full cust   | om IC des    | ign, layout  |
| design f  | lows.               |                                                |                         |              |              |
| UNIT-     | II                  | SPECIALIZED BUILDING BLOCKS                    |                         |              | 8 hours      |
| Advance   | ed technique        | s for specialized building blocks Standard c   | ell libraries, Pad cell | s and Laser  | fuse cells,  |
| Power g   | rid Clock sig       | nals and Interconnect routing.                 |                         |              |              |
| UNIT-     |                     | LAYOUT DESIGNS                                 |                         |              | 8 hours      |
| Intercon  | nect layout o       | lesign, Special electrical requirements, Lay   | out design technique    | es to addres | s electrical |
| characte  | ristics.            |                                                |                         |              |              |
| UNIT-     | IV                  | LAYOUT CONSIDERATIONS                          |                         |              | 8 hours      |
| •         |                     | ns due to process constraints Large metal      | 1                       | 1            | •            |
| Special   | design rules,       | Latch-up and Guard rings, Constructing the     | e pad ring, Minimizin   | ng Stress ef | fects.       |
| UNIT-     | V                   | LAYOUT CAD TOOLS                               |                         |              | 8 hours      |
| Proper la | ayout CAD t         | ools for layout, Planning tools, Layout gene   | eration tools, Support  | tools.       |              |
| Course    | e Outcome           | : After successful completion of this cou      | rse students will be    | able to      |              |
| CO        | 1 Desig             | n layout with schematic.                       |                         |              |              |
| CO        | 2 Differ            | entiate standard cells and other types of cell | ls.                     |              |              |
| CO        | 3 Do th             | e electrical connections and interconnect lay  | yout designs.           |              |              |
| CO        | 4 Tackl             | e with the minimization of stress effects.     |                         |              |              |
| CO        | 5 Demo              | nstrate the layout tools, generation tools, et | с.                      |              |              |
| Text b    | ooks                |                                                |                         | •            |              |
| 1.Dan C   | lein, CMOS          | IC Layout Concepts Methodologies and To        | ols, Newnes, 2000.      |              |              |
| 2.Ray A   | lan Hastings        | , The Art of Analog Layout, 2nd Edition, Pr    | rentice Hall, 2006      |              |              |
| Refere    | nce Books           |                                                |                         |              |              |
| 1. CMO    | S: Circuit De       | esign, Layout, and Simulation by R. Jacob E    | Baker. 3rd Edition.     |              |              |

| M. TECH FIRST YEAR                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |            |             |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------|
| <b>Course Code</b>                                                                                                                                                                                                                                                                                                                                                               | AMTVL0214                                                                                                                                                                                                                                                                           | LT P       | Credit      |
| Course Title                                                                                                                                                                                                                                                                                                                                                                     | MEMS Sensor Design                                                                                                                                                                                                                                                                  | 300        | 03          |
| Course Object                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |            |             |
| 1                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     | brication  |             |
| 2                                                                                                                                                                                                                                                                                                                                                                                | To provide the knowledge about Mechanics of Bean Diaphragm Structures.                                                                                                                                                                                                              | n and      |             |
| 3                                                                                                                                                                                                                                                                                                                                                                                | To provide the knowledge about drag effect of a fluid damping and its models.                                                                                                                                                                                                       | d, Air     |             |
| 4                                                                                                                                                                                                                                                                                                                                                                                | To provide the knowledge of Electrostatic Actuation                                                                                                                                                                                                                                 | 1.         |             |
| 5                                                                                                                                                                                                                                                                                                                                                                                | To provide the basic knowledge of MEMS Structure<br>Systems in RF applications.                                                                                                                                                                                                     | es and     |             |
| <b>Pre-requisites:</b>                                                                                                                                                                                                                                                                                                                                                           | Basics of sensors.                                                                                                                                                                                                                                                                  |            |             |
|                                                                                                                                                                                                                                                                                                                                                                                  | Course Contents / Syllabus                                                                                                                                                                                                                                                          |            |             |
| UNIT-I                                                                                                                                                                                                                                                                                                                                                                           | INTRODUCTION TO MEMS                                                                                                                                                                                                                                                                |            | 8 hours     |
|                                                                                                                                                                                                                                                                                                                                                                                  | on Technologies, Materials and Substrates for M                                                                                                                                                                                                                                     | EMS. Pro   |             |
|                                                                                                                                                                                                                                                                                                                                                                                  | Sensors/Transducers, Piezoresistive Effect, Piezoelec                                                                                                                                                                                                                               |            |             |
| Sensor.                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     | •          |             |
| UNIT-II                                                                                                                                                                                                                                                                                                                                                                          | MECHANICS OF BEAM AND DIAPI<br>STRUCTURES                                                                                                                                                                                                                                           | HRAGM      | 8 hours     |
| Stress and Strain,                                                                                                                                                                                                                                                                                                                                                               | Hooke's Law. Stress and Strain of Beam Structure                                                                                                                                                                                                                                    | s: Stress, | Strain in a |
| Bent Beam, Bendi                                                                                                                                                                                                                                                                                                                                                                 | ng Moment and the Moment of Inertia, Displacemen                                                                                                                                                                                                                                    | nt of Beam | Structures  |
| Under Weight, Ber                                                                                                                                                                                                                                                                                                                                                                | nding of Cantilever Beam Under Weight.                                                                                                                                                                                                                                              |            |             |
| UNIT-III                                                                                                                                                                                                                                                                                                                                                                         | AIR DAMPING                                                                                                                                                                                                                                                                         |            | 8 hours     |
| Drag Effect of a Fluid: Viscosity of a Fluid, Viscous Flow of a Fluid, Drag Force Damping,<br>The Effects of Air Damping on Micro-Dynamics. Squeeze-film Air Damping: Reynolds'<br>Equations for Squeeze-film Air Damping, Damping of Perforated Thick Plates. Slide-film<br>Air Damping: Basic Equations for Slide-film Air Damping, Couette-flow Model, Stokes-<br>flow Model. |                                                                                                                                                                                                                                                                                     |            |             |
| UNIT-IV                                                                                                                                                                                                                                                                                                                                                                          | ELECTROSTATIC ACTUATION                                                                                                                                                                                                                                                             |            | 8 hours     |
| Electrostatic Force<br>of Mechanical Ac                                                                                                                                                                                                                                                                                                                                          | Electrostatic Forces, Normal Force, Tangential Force, Fringe Effects, Electrostatic Driving<br>of Mechanical Actuators: Parallel-plate Actuator, Capacitive sensors. Step and Alternative<br>Voltage Driving: Step Voltage Driving, Negative Spring Effect and Vibration Frequency. |            |             |
| UNIT-V                                                                                                                                                                                                                                                                                                                                                                           | MEMS STRUCTURES AND SYSTEMS<br>APPLICATIONS                                                                                                                                                                                                                                         | IN RF      | 8 hours     |
|                                                                                                                                                                                                                                                                                                                                                                                  | Resonators, Beam Resonators, Coupled-Resonator Bandpass Filters, Film Bulk Acoustic Resonators, Microelectromechanical Switches: Membrane Shunt Switch, Cantilever Series                                                                                                           |            |             |
| <b>Course Outcon</b>                                                                                                                                                                                                                                                                                                                                                             | Course Outcome: After successful completion of this course students will be able to                                                                                                                                                                                                 |            | be able to  |
| CO 1                                                                                                                                                                                                                                                                                                                                                                             | Identify MEMs fabrication Technologies.                                                                                                                                                                                                                                             |            |             |

| CO 2                                                               | Analyse Mechanics of Beam and Diaphragm Structures.                              |  |  |
|--------------------------------------------------------------------|----------------------------------------------------------------------------------|--|--|
| CO 3                                                               | Explain drag effect of a fluid, Air damping and its models.                      |  |  |
| CO 4                                                               | Design different Electrostatic Actuators.                                        |  |  |
| CO 5                                                               | Explain MEMS Structures and Systems in RF applications.                          |  |  |
| Text books                                                         |                                                                                  |  |  |
| 1. Minhang H                                                       | 1. Minhang Bao, 'Analysis and Design Principles of MEMS Devices', First edition  |  |  |
| 2005, Elsevier.                                                    |                                                                                  |  |  |
| 2. Nadim Ma                                                        | 2. Nadim Maluf, KirtWilliums, 'An Introduction to Microelectromechanical Systems |  |  |
| Engineering',2nd ed., Artech House microelectromechanical library. |                                                                                  |  |  |
| <b>Reference Boo</b>                                               | ks                                                                               |  |  |
| 1. RS Muller                                                       | 1. RS Muller, Howe, Senturia and Smith, "Micro-sensors", IEEE Press.             |  |  |

|                                                                                                                                                                         | M. TECH FIRST YEAR                                                                                                                                                                       |           |          |  |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|----------|--|
| <b>Course Code</b>                                                                                                                                                      | AMTVL0215                                                                                                                                                                                | LT P      | Credit   |  |
| <b>Course Title</b>                                                                                                                                                     | Nanoscale Devices: Modeling & Simulation                                                                                                                                                 | 300       | 03       |  |
| Course Object                                                                                                                                                           | ctive:                                                                                                                                                                                   |           | I        |  |
| 1                                                                                                                                                                       | To introduce novel MOSFET devices and understan                                                                                                                                          | d the     |          |  |
|                                                                                                                                                                         | advantages of multi-gate devices                                                                                                                                                         |           |          |  |
| 2                                                                                                                                                                       | To introduce the concepts of nanoscale MOS transistor                                                                                                                                    | or and    |          |  |
|                                                                                                                                                                         | their performance characteristics                                                                                                                                                        |           |          |  |
| 3                                                                                                                                                                       | To study the various Nano-scaled MOS transistor circuits                                                                                                                                 | 5         |          |  |
| 4 5                                                                                                                                                                     | To study radiation effects in SOI MOSFETs                                                                                                                                                |           |          |  |
| 5                                                                                                                                                                       | To study digital circuits and impact of device performandigital circuits                                                                                                                 | ice on    |          |  |
|                                                                                                                                                                         | Course Contents / Syllabus                                                                                                                                                               |           |          |  |
| UNIT-I                                                                                                                                                                  | MOSFET SCALING                                                                                                                                                                           |           | 8 hours  |  |
|                                                                                                                                                                         | g, short channel effects - channel engineering - source/dra                                                                                                                              |           |          |  |
| transistors - sing                                                                                                                                                      | c - copper interconnects - strain engineering, SOI MO<br>le gate – double gate – triple gate – surround gate, quantum<br>obility – thresholdvoltage–intersub-bandscattering, mult<br>ck. | effects - | - volume |  |
| UNIT-II                                                                                                                                                                 | MOS ELECTROSTATICS                                                                                                                                                                       |           | 8 hours  |  |
|                                                                                                                                                                         | atics – 1D – 2D MOS Electrostatics, MOSFET                                                                                                                                               |           |          |  |
|                                                                                                                                                                         | Characteristics – CMOSTechnology – Ultimate limits, double gate MOS system – gate                                                                                                        |           |          |  |
|                                                                                                                                                                         | emiconductor thickness effect – asymmetry effect – oxide t                                                                                                                               |           |          |  |
|                                                                                                                                                                         | electron tunnel current – two dimensional confinements, scattering –mobility.                                                                                                            |           |          |  |
|                                                                                                                                                                         |                                                                                                                                                                                          |           | 101      |  |
| UNIT-III                                                                                                                                                                | SILICON NANOWIRE MOSFETS                                                                                                                                                                 |           | 10 hours |  |
|                                                                                                                                                                         | • MOSFETs – Evaluation of I-V characteristics – The I-V                                                                                                                                  |           |          |  |
| non- degenerate carrier statistics – The I-V characteristics for degenerate carrier statistics –                                                                        |                                                                                                                                                                                          |           |          |  |
| Carbon nanotube – Band structure of carbon nanotube – Band structure of graphene – Physical structure of nanotube – Band structure of nanotube – Carbon nanotube FETs – |                                                                                                                                                                                          |           |          |  |
| -                                                                                                                                                                       | Carbon nanotube MOSFETs – Schottky barrier carbon nanotube FETs – Electronic conduction                                                                                                  |           |          |  |
|                                                                                                                                                                         | General model for ballistic nano transistors – MOSFETs w                                                                                                                                 |           |          |  |
|                                                                                                                                                                         | cular transistors – Single electron charging – Single electron                                                                                                                           |           |          |  |
| UNIT-IV                                                                                                                                                                 | RADIATION EFFECTS IN SOI MOSFETS                                                                                                                                                         |           | 6 hours  |  |
|                                                                                                                                                                         | s in SOI MOSFETs, total ionizing dose effects – single-g                                                                                                                                 |           |          |  |
|                                                                                                                                                                         | gle event effect, scaling effects.                                                                                                                                                       |           |          |  |
| UNIT-V                                                                                                                                                                  | DIGITAL CIRCUITS                                                                                                                                                                         |           | 8 hours  |  |
|                                                                                                                                                                         | - impact of device performance on digital circuits – leaks                                                                                                                               |           |          |  |
|                                                                                                                                                                         | trade off - multi VT devices and circuits - SRAM design, analogcircuit design -                                                                                                          |           |          |  |
| transconductance - intrinsic gain - flicker noise - self heating -band gap voltage reference -                                                                          |                                                                                                                                                                                          |           |          |  |
| operational amplifier – comparator designs, mixed signal – successive approximation                                                                                     |                                                                                                                                                                                          |           |          |  |
| DAC, RF circuit                                                                                                                                                         | 8.                                                                                                                                                                                       |           |          |  |

| Course Outcome: After successful completion of this course students will be able to  |                                                                                  |  |
|--------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|--|
| CO 1                                                                                 | Explain the MOS devices used below 10nm and beyond with                          |  |
|                                                                                      | an eye on the future                                                             |  |
| CO 2                                                                                 | Explain the physics behind the operation of multi-gate systems.                  |  |
| CO 3                                                                                 | To design circuits using nano-scaled MOS transistors with the                    |  |
|                                                                                      | physical insight of their functional characteristics                             |  |
| CO 4                                                                                 | Explain radiation effects in SOI MOSFETs                                         |  |
| CO 5                                                                                 | Explain and designdigital circuits and impact of device                          |  |
|                                                                                      | performance on digital circuits                                                  |  |
| Text books                                                                           |                                                                                  |  |
| 1. J P Coli                                                                          | 1. J P Colinge, "FINFETs and other multi-gate transistors", Springer – Series on |  |
| integrate                                                                            | integrated circuits and systems,2008                                             |  |
| 2. Mark I                                                                            | 2. Mark Lundstrom, Jing Guo, "Nanoscale Transistors: Device Physics,             |  |
| Modelin                                                                              | Modelingand Simulation", Springer,2006                                           |  |
| Reference bo                                                                         | ooks                                                                             |  |
| 1. M S Lundstorm, "Fundamentals of Carrier Transport", 2nd Ed., Cambridge University |                                                                                  |  |
| Press, Cambridge UK, 2000                                                            |                                                                                  |  |

|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | M. TECH FIRST YEAR                                                                                                                                   |                    |              |  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|--------------|--|
| Course Code                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | AMTVL0216                                                                                                                                            | LT P               | Credit       |  |
| <b>Course Title</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Physical Design & Automation                                                                                                                         | 300                | 03           |  |
| <b>Course Object</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                           | ive:                                                                                                                                                 |                    |              |  |
| 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Students will know how to place the blocks and how to p                                                                                              | artition           |              |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | the blocks while for designing the layout for IC.                                                                                                    |                    |              |  |
| 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Students will be familiar to various kind of VLSI Automa                                                                                             | tion               |              |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Algorithms.                                                                                                                                          |                    |              |  |
| 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Students will know the concepts of Physical Design Proce                                                                                             | SS                 |              |  |
| 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | such as Floor planning, Placement algorithms.                                                                                                        |                    |              |  |
| 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Students will learn Global Routing and Detailed Routing                                                                                              |                    |              |  |
| 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | algorithms.                                                                                                                                          |                    |              |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Students will learn over the Cell Routing in detail.                                                                                                 |                    |              |  |
| rre-requisites:                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Basics of digital IC and data structures.<br>Course Contents / Syllabus                                                                              |                    |              |  |
| UNIT-I                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | LOGIC SYNTHESIS & VERIFICATION                                                                                                                       |                    | 8 hours      |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | & Verification: Introduction combinational logic synthes                                                                                             | sis Bina           |              |  |
| •••                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | re models for High- level synthesis.                                                                                                                 | 515, <b>D</b> 111a |              |  |
| UNIT-II                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | VLSI AUTOMATION ALGORITHMS                                                                                                                           |                    | 8 hours      |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Algorithms: Partition: problem formulation, classifica                                                                                               | tion of            |              |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | p migration algorithms, simulated annealing & evolutio                                                                                               |                    |              |  |
| algorithms.                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                      |                    |              |  |
| UNIT-III                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PLACEMENT, FLOOR PLANNING & PIN ASSIGN                                                                                                               | MENT               | 8 hours      |  |
| Placement, Floor                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Planning & Pin assignment: problem-formulation, simulat                                                                                              | ion-based          | d placement  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | r placement algorithms, constraint-based floor planni                                                                                                |                    | or planning  |  |
| algorithms for mix                                                                                                                                                                                                                                                                                                                                                                                                                                                             | ked block & cell design. General & channel pin assignment.                                                                                           |                    |              |  |
| <b>UNIT-IV</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | <b>GLOBAL ROUTING &amp; DETAILED ROUTING</b>                                                                                                         |                    | 8 hours      |  |
| Global Routing: Problem formulation, classification of global routing algorithms, Maze routing<br>algorithm, line probe algorithm, Steiner Tree based algorithm, ILP based approaches.Detailed Routing: problem formulation, classification of routing algorithms, single layer routing<br>algorithms, two-layer channel routing algorithms, three-layer channel routing algorithms, and<br>switchbox routing algorithms.UNIT-VOVER THE CELL ROUTING & VIA MINIMIZATION8 hours |                                                                                                                                                      |                    | ayer routing |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | outing & via Minimization: two layers over the cell rou                                                                                              |                    |              |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | •                                                                                                                                                    |                    |              |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | unconstrained via minimization Compaction: problem formulation, one-dimensional compaction, two dimension-based Compaction, hierarchical compaction. |                    |              |  |
| <b>Course Outcome:</b> After successful completion of this course students will be able to                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                      |                    |              |  |
| CO 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Know how to place the blocks and how to partition the                                                                                                | blocks             |              |  |
| ~~ .                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | while for designing the layout for IC.                                                                                                               |                    |              |  |
| CO 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Explain VLSI Design Automation.                                                                                                                      |                    |              |  |
| CO 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Explain the concepts of Physical Design Process such as planning, Placement and Routing.                                                             | s Floor            |              |  |

| (     | CO 4                                                                           | AnalyzeGlobal Routing and Detailed Routing algorithms.             |  |
|-------|--------------------------------------------------------------------------------|--------------------------------------------------------------------|--|
| (     | CO 5                                                                           | Decompose large problem into pieces via minimization.              |  |
| Text  | books                                                                          |                                                                    |  |
| 1.    | Naveed                                                                         | Sherwani, "Algorithms for VLSI Physical Design Automation", Kluwer |  |
|       | Academic Publisher, Second edition.                                            |                                                                    |  |
| Refer | Reference Books                                                                |                                                                    |  |
| 1.    | Christopl                                                                      | nnMeinel&ThorstemTheobold, "Algorithm and Data Structures for VLS  |  |
|       | Design", KAP 2002.                                                             |                                                                    |  |
| 2.    | 2. Rolf Drechsheler : "Evolutionary Algorithm for VLSI", second edition        |                                                                    |  |
| 3.    | • Trimburger," Introduction to CAD for VLSI", Kluwer Academic publisher, 2002. |                                                                    |  |

|                                                                                                                                                                                                                                                                                                                                       | M. TECH FIRST YEAR                                                                                                                                       |           |                      |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|----------------------|
| <b>Course Code</b>                                                                                                                                                                                                                                                                                                                    | AMTVL0217                                                                                                                                                | LTF       | <b>Credit</b>        |
| Course Title                                                                                                                                                                                                                                                                                                                          | Embedded Microcontrollers                                                                                                                                | 3 0 0     |                      |
| <b>Course Objec</b>                                                                                                                                                                                                                                                                                                                   | tive:                                                                                                                                                    | I         |                      |
| 1                                                                                                                                                                                                                                                                                                                                     | To provide the Basic knowledge of interfa                                                                                                                | cing wit  | h                    |
|                                                                                                                                                                                                                                                                                                                                       | Embedded System.                                                                                                                                         | 0         |                      |
| 2                                                                                                                                                                                                                                                                                                                                     | To analyse the process design of embedded system                                                                                                         | stem.     |                      |
| 3                                                                                                                                                                                                                                                                                                                                     | To realize the architecture of PIC 16F Microco<br>Series.                                                                                                |           |                      |
| 4                                                                                                                                                                                                                                                                                                                                     | To familiar with the fundamentals of ARM Pro<br>Cortex M3 & M4.                                                                                          | ocessor   |                      |
| 5                                                                                                                                                                                                                                                                                                                                     | To apply the knowledge of ARM Instruction programming.                                                                                                   | on Set fo | or                   |
| <b>Pre-requisites</b>                                                                                                                                                                                                                                                                                                                 | Digital System design, 8051 Microcontroller                                                                                                              |           |                      |
|                                                                                                                                                                                                                                                                                                                                       | Course Contents / Syllabus                                                                                                                               |           |                      |
| UNIT-I                                                                                                                                                                                                                                                                                                                                | TYPICAL EMBEDDED SYSTEMS                                                                                                                                 |           | 8 hours              |
| Core of the embedded system, General purpose and domain specific processor, ASICs, PLDs, Commercial off the shelf Components (COTS), Memory: RAM, ROM, Memory according to the type of interface, Memory Shadowing, Memory selection for embedded system, Sensors and actuators, Introduction to Communication Interface (Onboard and |                                                                                                                                                          |           |                      |
| External).                                                                                                                                                                                                                                                                                                                            | EMBEDDED SYSTEMS DESIGN PROCE                                                                                                                            | 22        | 8 hours              |
|                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                          |           |                      |
| •                                                                                                                                                                                                                                                                                                                                     | m project development, Design issues and o cess, The Embedded Design Life Cycle, Selecti                                                                 | 0         | •                    |
|                                                                                                                                                                                                                                                                                                                                       | ware and Software partitioning), The Dev                                                                                                                 |           |                      |
|                                                                                                                                                                                                                                                                                                                                       | be of target machine or its emulator and In-                                                                                                             |           |                      |
|                                                                                                                                                                                                                                                                                                                                       | ques, Introduction to BDM, JTAG, and Nexus.                                                                                                              | Circuit   | emulator), Special   |
| UNIT-III                                                                                                                                                                                                                                                                                                                              | PIC 16F MICROCONTROLLER SERIES                                                                                                                           |           | 8 hours              |
|                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                          | it) DIC   |                      |
|                                                                                                                                                                                                                                                                                                                                       | PIC Microcontroller families (8/16 and 32 b                                                                                                              |           |                      |
|                                                                                                                                                                                                                                                                                                                                       | overview of architecture and peripherals, Pin diagram and Architecture of PIC16F84/PIC16F84A Microcontroller, Memory organization, configuration, memory |           |                      |
|                                                                                                                                                                                                                                                                                                                                       | special function registers, parallel and serial                                                                                                          |           |                      |
| -                                                                                                                                                                                                                                                                                                                                     | of PIC16F84A (OSC Selection, RESET - Power                                                                                                               | -         |                      |
| _                                                                                                                                                                                                                                                                                                                                     | Oscillator Start-up Timer (OST), Interrupts,                                                                                                             |           |                      |
|                                                                                                                                                                                                                                                                                                                                       | Protection, ID Locations, In-Circuit Serial                                                                                                              |           | •                    |
|                                                                                                                                                                                                                                                                                                                                       | prview of PIC 16F877/PIC 16F887A.                                                                                                                        | Tiografi  | ining, interrupts).  |
|                                                                                                                                                                                                                                                                                                                                       | ARCHITECTURE OF ARM CORTEX M3                                                                                                                            |           | 1 Q h anna           |
| UNIT-IV                                                                                                                                                                                                                                                                                                                               | PROCESSORS                                                                                                                                               |           | 4 8 hours            |
| Introduction to (                                                                                                                                                                                                                                                                                                                     | Cortex-M3 and Cortex-M4 processors (Proces                                                                                                               | sor archi | tecture, Instruction |
|                                                                                                                                                                                                                                                                                                                                       | m, Memory system, Interrupt and exception su                                                                                                             |           |                      |
| -                                                                                                                                                                                                                                                                                                                                     | es, Registers, Memory System, features,                                                                                                                  |           | -                    |
| -                                                                                                                                                                                                                                                                                                                                     | dianness, bit band operations, access permissi                                                                                                           |           | • •                  |
| barriers, Low power design and features, low power application development, overview of                                                                                                                                                                                                                                               |                                                                                                                                                          |           |                      |
| exceptions and interrupts, exception types and interrupt management, vector table, exception                                                                                                                                                                                                                                          |                                                                                                                                                          |           |                      |
| 1                                                                                                                                                                                                                                                                                                                                     | NVIC register, SCB register and other special                                                                                                            |           | · .                  |
| 1 ,                                                                                                                                                                                                                                                                                                                                   | 43                                                                                                                                                       | 0         | 1                    |

| -                  | ol, configuration control and auxiliary control registers.                    |  |
|--------------------|-------------------------------------------------------------------------------|--|
| UNIT-V             | INSTRUCTION SETOF CORTEX M3 AND M4 8 hours<br>PROCESSORS                      |  |
| Evolution of A     | ARM ISA, Comparison of the instruction set in ARM Cortex-M Processor          |  |
| Unified Asser      | nbly Language, Addressing modes, Instruction set, Program flow contra         |  |
|                    | tional branch, conditional execution, and function calls), Multiply accumula  |  |
| (MAC) instruc      | ctions, Divide instructions, Memory barrier instructions, Exception-related   |  |
| instructions, S    | leep mode-related instructions, Other functions, Introduction to Cortex-M     |  |
| processor sup      | port for Enhanced DSP instructions, Writing C and Assembly language           |  |
| programs.          |                                                                               |  |
| <b>Course Out</b>  | come: After successful completion of this course students will be able to     |  |
| CO 1               | Explain the Basic knowledge of interfacing with                               |  |
|                    | Embedded System.                                                              |  |
| CO 2               | Analyse the process design of embedded system.                                |  |
| CO 3               | Realize the architecture of PIC 16F Microcontroller                           |  |
|                    | Series.                                                                       |  |
| CO 4               | Familiar with the fundamentals of ARM Processor                               |  |
|                    | Cortex M3 & M4.                                                               |  |
| CO 5               | Apply the knowledge of ARM Instruction Set for                                |  |
|                    | programming.                                                                  |  |
| Text books         |                                                                               |  |
| 1. Introdu         | ction to Embedded Systems, A Cyber physical approach, Edward A. Lee ar        |  |
| Senjit A           | A. Seshia.                                                                    |  |
| 2. Embed           | ded Systems Design: An Introduction to Processes, Tools, and Techniques, b    |  |
| Arnold             | S. Berger, CMP Books.                                                         |  |
| <b>Reference B</b> | Books                                                                         |  |
| 1. Design          | ing Embedded Systems with PIC Microcontrollers: Principles ar                 |  |
| v                  | ations, 2nd Edition, Tim Wilmshurst, Elsevier Publication.                    |  |
|                    | 2. PIC Microcontroller and Embedded Systems Using Assembly and C for PIC 18 b |  |
| Muham              | mad Ali Mazidi, Rolin D. McKinlay and Danny Causey, Pearson Publication       |  |
|                    | finitive Guide to ARM Cortex M3 and Cortex-M4 Processors, Third Editio        |  |
|                    | Yiu, Elsevier Publication, 2015.                                              |  |
| <b>*</b>           | Assembly Language Fundamentals and Techniques, William Hohl ar                |  |
| Christo            | pher Hinds, CRC Press, 2015.                                                  |  |

|                                                                                  | M. TECH FIRST YEAR                                                                                                                                                      |               |  |
|----------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|--|
| <b>Course Code</b>                                                               | AMTVL0218 L T I                                                                                                                                                         | <b>Credit</b> |  |
| <b>Course Title</b>                                                              | Real Time Operating System3 0 0                                                                                                                                         | 03            |  |
| <b>Course Object</b>                                                             | ive:                                                                                                                                                                    |               |  |
| 1                                                                                | To provide the concept of real time operating system.                                                                                                                   |               |  |
| 2                                                                                | To analyse the task scheduling method & I/O system.                                                                                                                     |               |  |
| 3                                                                                | To realize the firmware design process.                                                                                                                                 |               |  |
| 4                                                                                | To familiar with the different types of management system for RTOS.                                                                                                     |               |  |
| 5                                                                                | To explain the concept of RTX.                                                                                                                                          |               |  |
| Pre-requisites:                                                                  | Digital System design, Microcontroller.                                                                                                                                 |               |  |
|                                                                                  | Course Contents / Syllabus                                                                                                                                              |               |  |
| UNIT-I                                                                           | OPEN SOURCE RTOS                                                                                                                                                        | 8 hours       |  |
|                                                                                  | Real-time concepts, Hard Real time and Soft Real-time,                                                                                                                  |               |  |
|                                                                                  | Purpose OS & RTOS, Basic architecture of an RTOS, Schedul                                                                                                               |               |  |
|                                                                                  | nmunication, Performance Matric in scheduling model                                                                                                                     |               |  |
| -                                                                                | -                                                                                                                                                                       | -             |  |
|                                                                                  | TOS environment, Memory management, File systems, I                                                                                                                     |               |  |
| •                                                                                | sadvantage of RTOS. POSIX standards, RTOS Issues – Sele                                                                                                                 | -             |  |
|                                                                                  | ystem, RTOS comparative study. Converting a normal Linux                                                                                                                |               |  |
|                                                                                  | mai basics. Overview of Open source RTOS for Embedded s                                                                                                                 | ystems (Free  |  |
|                                                                                  | Γ) and application development                                                                                                                                          |               |  |
| UNIT-II                                                                          | Vx WORKS/ FREE RTOS                                                                                                                                                     | 8 hours       |  |
|                                                                                  | ΓOS Scheduling and Task Management – Real time schedulin                                                                                                                |               |  |
|                                                                                  | Communication, Pipes, Semaphore, Message Queue, Signals                                                                                                                 |               |  |
| Interrupts. I/O Sys                                                              | tems – General Architecture, Device Driver Studies, Driver M                                                                                                            | lodule        |  |
| explanation, Imple                                                               | mentation of Device Driver for a peripheral.                                                                                                                            | •             |  |
| UNIT-III                                                                         | EMBEDDED FIRMWARE DESIGN AND<br>DEVELOPMENT                                                                                                                             | 10 hours      |  |
| Embedded Firmwa                                                                  | are Design Approaches, Super-loopbased approach, Embedd                                                                                                                 | ed Operating  |  |
|                                                                                  | oach, Programming in Embedded C, Integrated development                                                                                                                 |               |  |
|                                                                                  | of IDEs for Embedded System Development.                                                                                                                                |               |  |
| UNIT-IV                                                                          | EMBEDDED SYSTEM DESIGN WITH FREE RTOS                                                                                                                                   | 6 hours       |  |
| Queue Manageme                                                                   | ent, Characteristics of a Queue, Working with Large Da                                                                                                                  |               |  |
|                                                                                  | ues within an Interrupt Service Routine, Critical Sections and                                                                                                          | -             |  |
| the Scheduler, Resource Management, Memory Management.                           |                                                                                                                                                                         |               |  |
| UNIT-V                                                                           | RTX                                                                                                                                                                     | 8 hours       |  |
|                                                                                  | Y files RTX task and time management Simple Time Management                                                                                                             |               |  |
|                                                                                  | RTX structure, RTX files, RTX task and time management, Simple Time Management APIs,<br>Task Priority Scheme in RTX, Inter-Task Communication, Event, Interrupt, Mutex, |               |  |
| Semaphore, Mailboxes and Messages in RTX, RTX control functions, Architecture of |                                                                                                                                                                         |               |  |
| CMSIS-RTOS.                                                                      |                                                                                                                                                                         |               |  |
|                                                                                  | <b>Course Outcome:</b> After successful completion of this course students will be able to                                                                              |               |  |
| CO 1                                                                             | Explain the concept of real time operating system.                                                                                                                      |               |  |

| (     | CO 2                                                                                                                     | Analyse the task scheduling method & I/O system.                               |               |
|-------|--------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|---------------|
| (     | CO 3                                                                                                                     | Realize the firmware design process.                                           |               |
| (     | CO 4                                                                                                                     | Familiar with the different types of management system for RTOS.               |               |
| (     | CO 5                                                                                                                     | Explain the concept of RTX.                                                    |               |
| Text  | books                                                                                                                    |                                                                                |               |
| 1.    | Venkatesw<br>Prentice Ha                                                                                                 | aranSreekrishnan,"Essential Linux Device Drivers", Ist Kin all, 2008           | dle edition,  |
| 2.    | Jonathan W. Valvano, "Real-Time Operating Systems for ARM Cortex-M Microcontrollers" Jonathan Valvano; 4 edition         |                                                                                |               |
| Refer | ence Boo                                                                                                                 | ks                                                                             |               |
| 1.    | • •                                                                                                                      | perstein, "Writing Linux Device Drivers: A Guide with Ex<br>n publishers, 2009 | kercises", J. |
| 2.    | . Qing Li and Carolyn Yao,"Real Time Concepts for Embedded Systems" – Qing Li, Elsevier ISBN:1578201241 CMP Books © 2003 |                                                                                |               |
| 3.    | "Using the                                                                                                               | FreeRTOS Real Time Kernel" From Free RTOS.                                     |               |
| 4.    | Sam Siewe                                                                                                                | ert, "Real-Time Embedded Systems And Components".                              |               |

|                      | M. TECH FIRST YEAR                                                      |            |                       |
|----------------------|-------------------------------------------------------------------------|------------|-----------------------|
| <b>Course Code</b>   | AMTVL0219 ]                                                             | LT P       | Credit                |
| <b>Course Title</b>  | 4                                                                       | 300        | 03                    |
| <b>Course Object</b> | ive:                                                                    |            |                       |
| 1                    | Study the Architecture of Arm Cortex-M0 Processor.                      |            |                       |
| 2                    | Describe the AMBA 3 AHB-Lite Bus Architecture                           | e,         |                       |
|                      | VGA, GPIO and 7-Segment UART Peripheral                                 |            |                       |
| 3                    | Learn the Programming of SoC Using C Language.                          |            |                       |
| 4                    | Compare ARM Cortex-A9 Processor with other                              |            |                       |
|                      | processor.                                                              |            |                       |
| 5                    | Implement and compare an AXI UART and AXI-                              |            |                       |
|                      | Stream Peripheral                                                       |            |                       |
|                      | 1. Basics of HDL (Verilog /VHDL)                                        |            |                       |
|                      | 2. Basics of Microcontroller Assembley language Progr                   | amming     |                       |
|                      | Course Contents / Syllabus<br>INTRODUCTION TO SYSTEM-ON-CHIP            |            |                       |
| UNIT-I               | DESIGN                                                                  | Č          | 6 hours               |
| Differences amon     | g SoCs, CPUs and MCUs, Arm Cortex-M0 Processor A                        | rchitect   | ure.                  |
| UNIT-II              | PROGRAMMING AN SOC                                                      |            | 8 hours               |
| AMBA 3 AHB-I         | ite Bus Architecture, AHB VGA Peripheral, AHB                           | UART       | Peripheral,           |
| Timer, GPIO and      | d 7-Segment Peripherals, Interrupt Mechanisms, Pro                      | grammi     | ng an SoC             |
| Using C Language     |                                                                         |            |                       |
| UNIT-III             | ARM CORTEX-A9 PROCESSOR                                                 |            | 8 hours               |
|                      | Software Drivers, Arm Development Studio, ARMv7-                        | A/R ISA    | Overview,             |
| ARM Cortex-A9        | AMBA AXI4                                                               |            | 0 1                   |
| UNIT-IV              |                                                                         | A 3/14 T · | 8 hours               |
|                      | us Architecture, Design and Implementation of an ADDR Memory Controller | 4X14-L1    | te <sup>rm</sup> GPIO |
| * *                  | IMPLEMENTATION OF AN AXI UART AND                                       |            | 8 hours               |
|                      | AXI-STREAM                                                              |            | 0 110 <b>u</b> 1 5    |
| Design and Imple     | mentation of an AXI UART and AXI-Stream Peripheral                      | I, AXI4-   | Stream and            |
| VGA Peripheral, l    | HDMI Input Peripheral, System Debugging.                                |            |                       |
| <b>Course Outcon</b> | ne:After completion of this course students will be a                   | ble to     |                       |
| CO 1                 | Explain Arm Cortex-M0 Processor Architecture.                           |            |                       |
| CO 2                 | RecognizeAMBA 3 AHB-Lite Bus Architecture                               | e,         |                       |
|                      | VGA, GPIO and 7-Segment UART Peripheral.                                | - ,        |                       |
| CO 3                 | Program SoC Using C Language.                                           |            |                       |
| CO 4                 | Explain ARM Cortex-A9 Processor.                                        |            |                       |
| CO 5                 | Design and Implement an AXI UART and AXI-                               |            |                       |
|                      | Stream Peripheral.                                                      |            |                       |
| Text books           | · · · ·                                                                 | •          |                       |
|                      |                                                                         |            |                       |

- 1. ARM System-on-Chip Architecture by Steve B. Furber
- 2. ARM Assembly Language: Fundamentals and Techniques by William Hohl
- 3. The Definitive Guide to the ARM Cortex-M0 by Joseph Yiu

## **Reference Books**

- 1. Computer System Design: System-On-Chip Michael J. Flynn and Wayne Luk, Wiely India.
- 2. Modern VLSI Design System on Chip Design Wayne Wolf, Prentice Hall,
- 3. Design of System on a Chip: Devices and Components, Ricardo Reis, Springer
- 4. System on Chip Verification Methodologies and Techniques: Prakash Rashinkar, Peter Paterson and Leena Singh L, Kluwer Academic Publishers

| Link:  |                                                                             |
|--------|-----------------------------------------------------------------------------|
| Unit 1 | https://www.youtube.com/watch?v=PRQXzjTrCJY                                 |
|        | https://www.youtube.com/watch?v=HNbeVvfFKsQ                                 |
| Unit 2 | https://www.youtube.com/watch?v=j2NI4AXRs1Uhttps://www.youtube.com/watch?v= |
|        | 4VRtujwa_b8&list=PL90187D2B8F5AC28F&index=5                                 |
| Unit 3 | https://www.youtube.com/watch?v=4VRtujwa_b8                                 |
| Unit 4 | https://www.youtube.com/watch?v=mYP5SxDEjrM                                 |
|        | https://www.youtube.com/watch?v=QQY-h0HGHnI                                 |
|        | https://www.youtube.com/watch?v=tEvtb-                                      |
|        | mdJ4s&list=PL90187D2B8F5AC28F&index=16                                      |
| Unit 5 | https://www.youtube.com/watch?v=nbWWMPPC8aE                                 |
|        | https://www.youtube.com/watch?v=MANrmky5DfE                                 |